REALIZABLE PATHS AND THE NL VS L PROBLEM

A Thesis
Presented to
The Academic Faculty

by

Shiva Kintali

In Partial Fulfillment
of the Requirements for the Degree
Doctor of Philosophy in the
School of Computer Science

Georgia Institute of Technology
December 2011
REALIZABLE PATHS AND THE NL VS L PROBLEM

Approved by:

Professor Richard Lipton, Advisor
School of Computer Science
Georgia Institute of Technology

Professor Anna Gal
Department of Computer Science
University of Texas at Austin

Professor William Cook
School of Industrial and Systems Engineering
Georgia Institute of Technology

Professor Merrick Furst
School of Computer Science
Georgia Institute of Technology

Professor Maria-Florina Balcan
School of Computer Science
Georgia Institute of Technology

Date Approved: 24th August 2011
To my parents.
I am very grateful to my advisor Richard Lipton for his constant support and encouragement throughout my stay at Georgia Tech. He has given me abundant freedom to work on a variety of research problems. The research discussions with him inspired me to develop interest on many research topics and helped me grow to be a more mature researcher. I benefited immensely from his breadth of knowledge and his ability to explain complicated mathematical proofs in a simple and intuitive way. His ideas and personality were a great source of inspiration for me.

All the faculty members in the theory group of School of Computer Science have helped me in making my time as a graduate student a very memorable experience. I am very grateful to William Cook from School of Industrial and Systems Engineering and Robin Thomas from School of Mathematics for several useful research discussions.

Many thanks to my committee members Anna Gal, Asaf Shapira, William Cook, Merrick Furst, Prasad Raghavendra and Maria-Florina Balcan for their support and useful feedback. Special thanks to Prof. Anna Gal for going through preprints of my earlier results and providing invaluable feedback. I gratefully acknowledge helpful discussions with Eric Allender, Klaus-Jörn Lange, Nutan Limaye, Richard Lipton, H. Venkateswaran, Dieter van Melkebeek and Anna Gal. These discussions played a crucial role in developing my thesis.

I thank my parents and my sister for their unconditional love and support in all the decisions I have made. Without their support I wouldn’t have made this far. I am thankful to them for their patience and letting me pursue my dreams.
# TABLE OF CONTENTS

**DEDICATION** ................................................................. iii

**ACKNOWLEDGEMENTS** ..................................................... iv

**LIST OF FIGURES** ............................................................. vii

**SUMMARY** ........................................................................ viii

I  **INTRODUCTION** ............................................................... 1
   1.1 Preliminaries, Related Work and Our Results ..................... 2
   1.2 Why is Balanced ST-Connectivity an interesting and important problem ? .............................................................. 7

II  **REALIZABLE PATHS** .......................................................... 10
   2.1 STREAL ................................................................. 11
   2.2 USTREAL ............................................................. 12
   2.3 DSTREAL ............................................................. 13
   2.4 Relationship among STREAL, USTREAL and DSTREAL .... 14
   2.5 Graph Representation .................................................. 14
   2.6 Realizability with Symmetric Gap .................................... 16

III  **POLYNOMIALLY BOUNDED REALIZABLE PATHS** ................. 19

IV  **REALIZABILITY WITH ONE STACK SYMBOL** ..................... 21
   4.1 1STREAL, 1USTREAL and 1DSTREAL ........................... 21
   4.2 1SGUSTREAL ........................................................ 21
   4.3 Polynomial length paths .............................................. 22

V  **BALANCED PATHS** .......................................................... 24

VI  **LENGTHS OF REALIZABLE PATHS** .................................... 27
   6.1 Length of Balanced Paths ............................................. 27
   6.2 Length of Realizable Paths .......................................... 29
VII TRANSITIVE CLOSURE ................................................. 32
  7.1 Tensor Products .................................................. 32
  7.2 Squaring Operation .............................................. 34

VIII PARALLEL ALGORITHMS FOR SGSLOGCFL ................. 38
  8.1 An $O(\log^2 n)$ time parallel algorithm .................... 39
  8.2 An $O(\log^{3/2} n)$ time parallel algorithm ................ 44
  8.3 An $O(\log n \log \log n)$ time parallel algorithm .......... 46

IX SGSLOGCFL $\subseteq DSPACE(\log n \log \log n)$ ............... 49

X NEW RESEARCH DIRECTIONS ........................................ 51

APPENDIX A — SYMMETRIC AUXPDA’S .............................. 53
# LIST OF FIGURES

1. Relationship among the complexity classes lying between $L$ and $\text{LogCFL}$ 26
2. A non-simple balanced path from $s$ to $t$ 27
3. An instance of STREAL with a unique exponential length realizable path from $s$ to $t$ 30
SUMMARY

A celebrated theorem of Savitch [63] states that $NSPACE(S) \subseteq DSPACE(S^2)$. In particular, Savitch gave a deterministic algorithm to solve ST-CONNECTIVITY (an NL-complete problem) using $O(\log^2 n)$ space, implying $NL \subseteq DSPACE(\log^2 n)$. While Savitch’s theorem itself has not been improved in the last four decades, several graph connectivity problems are shown to lie between L and NL, providing new insights into the space-bounded complexity classes. All the connectivity problems considered in the literature so far are essentially special cases of ST-CONNECTIVITY.

In the first half of this thesis, we initiate the study of auxiliary PDAs as graph connectivity problems and define sixteen different graph realizability problems and study their relationships. The complexity of these connectivity problems lie between L and P. ST-REALIZABILITY, the most general graph realizability problem is P-complete. 1DSTREAL(poly), the most specific graph realizability problem is L-complete. As special cases of our graph realizability problems we define two natural problems, BALANCED ST-CONNECTIVITY and POSITIVE BALANCED ST-CONNECTIVITY, that lie between L and NL.

In the second half of this thesis, we study the space complexity of SGSLogCFL, a graph realizability problem lying between L and LogCFL. We define generalizations of graph squaring and transitive closure, present efficient parallel algorithms for SGSLogCFL and use the techniques of Trifonov [70] to show that SGSLogCFL is contained in $DSPACE(\log n \log \log n)$. This implies that BALANCED ST-CONNECTIVITY is contained in $DSPACE(\log n \log \log n)$. We conclude with several interesting new research directions.
A celebrated theorem of Savitch [63] states that $NSPACE(S) \subseteq DSPACE(S^2)$. In particular, Savitch gave a deterministic algorithm to solve ST-CONNECTIVITY (an NL-complete problem) using $O(\log^2 n)$ space, implying $\text{NL} \subseteq DSPACE(\log^2 n)$. ST-CONNECTIVITY (in short STCONN) is the problem of determining whether there exists a path between two distinguished vertices $s$ and $t$ in a directed graph. Savitch’s algorithm runs in time $2^{O(\log^2 n)}$. It is a longstanding open problem to improve Savitch’s theorem i.e., to prove (i) $\text{NL} \subseteq DSPACE(o(\log^2 n))$ or (ii) $\text{NL} \subseteq \text{SC}^2$, i.e., STCONN can be solved by a deterministic algorithm in polynomial time and $O(\log^2 n)$ space.

While Savitch’s theorem itself has not been improved in the last four decades, several graph connectivity problems are shown to lie between $\text{L}$ and $\text{NL}$, providing new insights into the space-bounded complexity classes. Allender’s survey [5] gives an update of progress related to several special cases of STCONN. Recently STCONN in planar DAGs with $O(\log n)$ sources is shown to be in $\text{L}$ [64]. Stolee and Vinodchandran proved that STCONN in DAGs with $2^{O(\sqrt{\log n})}$ sources embedded on surfaces of genus $2^{O(\sqrt{\log n})}$ is in $\text{L}$ [65].

All the connectivity problems considered in the literature so far are essentially special cases of STCONN. In the first half of this thesis, we initiate the study of auxiliary PDAs as graph connectivity problems and define sixteen different graph realizability problems and study their relationships. The complexity of these connectivity problems lie between $\text{L}$ and $\text{P}$. STREAL, the most general graph realizability problem is $\text{P}$-complete. 1DSTREAL(poly), the most specific graph realizability
problem is $L$-complete. As special cases of our graph realizability problems we define two natural problems, Balanced ST-Connectivity and Positive Balanced ST-Connectivity, that lie between $L$ and $NL$.

In the second half of this thesis, we study the space complexity of $SGSLogCFL$ (See Section 3 for definition). We define generalizations of graph squaring and transitive closure, present efficient parallel algorithms for $SGSLogCFL$ and use the techniques of Trifonov [70] to show that $SGSLogCFL$ is contained in $DSPACE(logn loglogn)$. This implies that Balanced ST-Connectivity is contained in $DSPACE(logn loglogn)$.

1.1 Preliminaries, Related Work and Our Results

Auxiliary Pushdown Automata: A language is accepted by a non-deterministic pushdown automaton (PDA) if and only if it is a context-free language. Deterministic context-free languages are those accepted by the deterministic PDAs. $LogCFL$ is the set of all languages that are log-space reducible to a context-free language. Similarly, $LogDCFL$ is the set of all languages that are log-space reducible to a deterministic context-free language. There are many equivalent characterizations of $LogCFL$. Sudborough [66] gave the machine class equivalence. Ruzzo [61] gave an alternating Turing machine (ATM) class equivalent to $LogCFL$. Venkateswaran [72] gave a circuit characterization and showed that $LogCFL = SAC^1$. For a survey of parallel complexity classes and $LogCFL$ see Limaye’s thesis [43].

An Auxiliary Pushdown Automaton (NAuxPDA or simply AuxPDA), introduced by Cook [17], is a two-way PDA augmented with an $S(n)$-space bounded work tape. If a deterministic two-way PDA is augmented with an $S(n)$-space bounded work tape then we get a Deterministic Auxiliary Pushdown Automaton (DAuxPDA). We present the formal definitions in the appendix (see Section A). Let $NAuxPDA$-SpaceTime $(S(n), T(n))$ be the class of languages accepted by an AuxPDA with
$S(n)$-space bounded work tapes and the running time bounded by $T(n)$. Let the corresponding deterministic class be $DAuxPDA-SpaceTime (S(n), T(n))$. It is easy to see that $NL \subseteq NAuxPDA-SpaceTime (O(\log n), poly(n))$. It is shown by Sudborough that $NAuxPDA-SpaceTime (O(\log n), poly(n)) = \text{LogCFL}$ and $DAuxPDA-SpaceTime (O(\log n), poly(n)) = \text{LogDCFL}$ [66]. Using ATM simulations, Ruzzo showed that $\text{LogCFL} \subseteq \text{NC}^2$ [61]. Simpler proofs of $DAuxPDA-SpaceTime (O(\log n), poly(n)) = \text{LogDCFL}$ and $\text{LogCFL} = \text{SAC}^1$ are given in [44].

Many proof techniques and results obtained in the context of $NL$, are generalized to obtain the corresponding results for $\text{LogCFL}$. For example: (i) Borodin [12] proved that $NL \subseteq \text{NC}^2$. Ruzzo [61] introduced tree-size-bounded alternating Turing machines, gave a new characterization of $\text{LogCFL}$, and proved that $\text{LogCFL} \subseteq \text{NC}^2$. (ii) Immerman [31] and Szelepcsényi [67] proved that $NL = \text{co-NL}$. Borodin et. al. [13] generalized their inductive counting technique and proved that $\text{LogCFL} = \text{co-LogCFL}$. In fact, they proved a stronger result showing that $\text{SAC}^i$ is closed under complementation for $i > 0$. (iii) Wigderson [76] proved that $NL \leq_r \oplus NL$. Gál and Wigderson [21] proved that $\text{LogCFL} \leq_r \oplus \text{LogCFL}$. (iv) Nisan [48] proved that $BPL \subseteq \text{SC}^2$. Venkateswaran [73, 74] proved that $BPL \subseteq \text{SC}^2$ and $BPL \subseteq \text{NC}^2$. Here $BPL \subseteq \text{LogCFL}$ (resp. $RLogCFL$ and $ZPLogCFL$) is the bounded error (resp. one-sided error and zero error) probabilistic version of $\text{LogCFL}$.

All the above results are elegant and non-trivial generalizations of the corresponding results in the logspace setting.

Throughout this thesis, we consider $O(\log n)$-space bounded AuxPDAs. The surface configuration (introduced by Cook [17]) of an AuxPDA, on an input $w$, consists of the state, contents and head positions of the work tapes, the head position of the input tape and the topmost symbol of the stack i.e., the rightmost symbol of the pushdown tape. Note that for an $S(n)$-space bounded AuxPDA, its surface configurations
take only $O(S(n))$ space. In the rest of the paper, we will refer to surface configurations as configurations. For an input $w$, a pair of configurations $(C_1, C_2)$ is realizable if the AuxPDA can move from $C_1$ to $C_2$ ending with its stack at the same height as in $C_1$, and without popping its stack below its level in $C_2$ for any of the intermediate configurations. An AuxPDA $M$ accepts an input $w$ iff there is a realizable pair $(I, A)$, where $I$ is the initial configuration and $A$ is the unique accepting configuration.

**ST-Realizability** : In Section 2, we initiate the study of auxiliary PDAs as graph connectivity problems and define STREAL and several special cases of STREAL. Our definition of STREAL is motivated by (i) Hardest CFL [25, 66, 26], (ii) Labeled Acyclic GAP, which is LogCFL-complete [24] (iii) CFL-reachability, which is $\mathbf{P}$-complete [45, 1, 58, 71] and (iv) the insights from Niedermeier and Rossmanith’s parsimonious simulation of LogCFL by $\mathbf{SAC}^1$ circuits [46].

**Symmetric AuxPDAs** : In Section 2.2, we define USTREAL, a symmetric version of STREAL. To study the space complexity of USTREAL we define symmetric auxiliary pushdown automata, a natural generalization of symmetric Turing machines introduced by Lewis and Papadimitriou [42]. We introduce a new complexity class called $\mathbf{SLogCFL}$ (a generalization of $\mathbf{SL}$) and show that LogDCFL $\subseteq$ $\mathbf{SLogCFL}$ $\subseteq$ LogCFL.

**More Graph Realizability Problems** : In Sections 4 and 5, we study several variants of STREAL and the corresponding complexity classes. We study the relationship between sixteen different graph realizability problems, whose complexity lies between $\mathbf{L}$ and $\mathbf{P}$. Balanced ST-Connectivity and Positive Balanced ST-Connectivity are two natural graph connectivity problems that lie between $\mathbf{L}$ and $\mathbf{NL}$. Figure 1 summarizes the relationship among the newly defined classes.
Generalizations of Transitive Closure and Graph Squaring: Unlike STCONN, using breadth-first search (or) depth-first search and keeping track of “visited” vertices does not result in efficient algorithms for STREAL. In Section 7, we generalize the notions of transitive closure and graph squaring. Using these generalizations we present a natural repeated squaring algorithm to compute the generalized transitive closure, thus solving STREAL.

Space Efficient Algorithms: STCONN (resp. USTCONN) is the problem of determining whether there exists a path between two distinguished vertices \( s \) and \( t \) in a directed (resp. undirected) graph. These two graph connectivity problems played a central role in understanding the complexity classes \( \text{L} \), \( \text{SL} \) and \( \text{NL} \) \[3, 42, 13, 49, 34, 50, 62, 11, 55, 70, 53\].

The \( \text{L} \) vs \( \text{SL} \) question (i.e., is there a log space algorithm for solving USTCONN) motivated an exciting series of new concepts and techniques. Lewis and Papadimitriou \[42\] introduced symmetric Turing machines to study the space complexity of USTCONN. Prior to their work, Aleliunas et. al. \[3\] proved that USTCONN \( \in \text{RL} \), implying \( \text{SL} \subseteq \text{RL} \). Nisan, Szemeredi and Wigderson \[49\] showed that USTCONN can be solved deterministically in space \( O(\log^3 n) \). This result was later subsumed by a beautiful result of Saks and Zhou, showing that \( \text{BP}_H \text{SPACE}(S) \subseteq \text{DSPACE}(S^{3/2}) \) \[62\]. Armoni, et. al. \[11\] showed that USTCONN \( \in \text{DSPACE}(\log^{3/2} n) \). Trifonov \[70\] gave an \( O(\log n \log \log n) \)-space deterministic algorithm for USTCONN. Independently at the same time, using completely different techniques, Reingold \[53\] settled the space complexity of USTCONN and proved that \( \text{SL} = \text{L} \). The zig-zag graph product, introduced by Reingold, Vadhan and Wigderson \[56\], played a crucial role in Reingold’s algorithm. Rozenman and Vadhan \[60\] introduced a derandomized analogue of graph squaring and presented an alternative proof of Reingold’s theorem.
One of our goals in this paper is to develop techniques to design space efficient algorithms for graph realizability problems. In particular, we study the space complexity of $SGS\log\text{CFL}$. Applying the techniques of [56, 53, 60] to design space-efficient algorithms for $SGS\log\text{CFL}$ seems to be a challenging task. Our space efficient algorithm for $SGS\log\text{CFL}$ (see Section 9) is based on Trifinov’s technique [70]. The main idea in [70] is to space-efficiently simulate parallel algorithms for $\text{USTCONN}$. Trifonov’s proof of $\text{SL} \subseteq \text{DSPACE}(\log n \log\log n)$ is based on Chong-Lam’s parallel algorithm [16] solving $\text{USTCONN}$ in $O(\log n \log\log n)$ time on EREW PRAM.

Research in parallel algorithms for $\text{USTCONN}$ has a rich history. Hirschberg, Chandra and Sarwate [28] presented an $O(\log^2 n)$ time parallel algorithm using $n^2 / \log n$ processors on a CREW PRAM to find connected components of an undirected graph. Their algorithm remained the best known for almost a decade. In a breakthrough work, Johnson and Metaxas [33] presented a CREW algorithm running in $O(\log^3 n)$ time using $n + m$ processors. Subsequently they improved their algorithm to run on an EREW PRAM with the same time complexity and number of processors [32]. Chong and Lam [16] presented an $O(\log n \log\log n)$ time deterministic EREW PRAM algorithm with $O(m + n)$ processors. Chong, Han, and Lam [15] showed that the problem can be solved on the EREW PRAM in $O(\log n)$ time with $O(m + n)$ processors.

In Section 8, we start by generalizing the parallel algorithm of [28]. This generalization introduces the basic connections between our generalized graph squaring and the hook and contract based parallel algorithms. These connections play a crucial role in understanding the parallel algorithms in the subsequent sections. We then generalize the algorithms of [33] and [16] and design the corresponding parallel algorithms for $SGS\log\text{CFL}$. In Section 9, we use these generalizations and the techniques of Trifonov [70] to prove that $SGS\log\text{CFL}$ is contained in $DSPACE(\log n \log\log n)$. This implies that balanced ST-connectivity is contained in $DSPACE(\log n \log\log n)$. 

6
1.2 Why is Balanced ST-Connectivity an interesting and important problem?

It is well known that STCONN is $\text{NL}$-complete. Savitch gave a deterministic algorithm to solve STCONN, implying $\text{NL} \subseteq DSPACE(\log^2 n)$. Reingold proved that $\text{SL} = \text{L}$, thus showing that USTCONN is $\text{L}$-complete. The zig-zag graph product, introduced by Reingold, Vadhan and Wigderson [56], played a crucial role in Reingold’s algorithm. Unfortunately it is also known that these techniques are not applicable to STCONN. Reingold’s algorithm heavily relies on the “undirected” nature of USTCONN and the well-studied notion of (undirected) expander graphs. While there are notions of directed graph expansion, they do not seem to be helpful in generalizing Reingold’s techniques to improve Savitch’s theorem. The “directed” nature of STCONN is frustrating all attempts of applying the techniques of [56, 53, 60] to improve its space complexity. Are there intermediate problems between $\text{L}$ and $\text{NL}$ that can help us better understand the limitations of these techniques?

Prior to our work all the connectivity problems between $\text{L}$ and $\text{NL}$ are essentially special cases of STCONN. Balanced ST-Connectivity is a new kind of a natural graph connectivity problem (see Section 5 for definition) lying between $\text{L}$ and $\text{NL}$. An instance of Balanced ST-Connectivity is a directed graph. We show that this instance can be represented using two symmetric matrices, a standard matrix and a gap matrix (see Section 2.5 for definitions). The symmetry of these matrices combined with our generalized graph squaring procedure (see Section 7.2) allowed us to naturally generalize the known parallel algorithms of USTCONN, which in turn allowed us to apply Trifonov’s techniques and prove that Balanced ST-Connectivity $\in DSPACE(\log n \log \log n)$ (see Corollary 9.0.2). The main insight from this result is that Trifonov’s techniques are applicable in a much more general setting than just USTCONN. On the other hand there does not seem to be a natural way of applying the techniques of [56, 53, 60] to Balanced ST-Connectivity and achieve even
$o(\log^2 n)$ upper bound.

On one hand, our work motivates further investigation of applicability of Trifonov’s techniques in more general settings. On the other hand, our work leaves a challenging task of generalizing Reingold’s techniques to Balanced ST-Connectivity. After all, Balanced ST-Connectivity has lots of “symmetry” in its definition. What concepts are we missing, to apply Reingold’s techniques to Balanced ST-Connectivity? Do we need an appropriate generalization of graph expansion defined in the context of Balanced ST-Connectivity? Do we need a new kind of graph product (along the lines of zig-zag graph product and replacement product)? Investigating such expansion parameters and graph products is an interesting research direction towards understanding and developing the right notion of “directed expansion” and graph products to be used in the context of STCONN.

One of the most interesting open problems arising from our work is to improve Theorem 9.0.1. As mentioned earlier, SGSLogCFL is a generalization of Balanced ST-Connectivity. Is SGSLogCFL $\in L$? Resolving this seems to be a challenging task. An intermediate step is to prove that SGSLogCFL $\in SC^2$. One way to achieve this goal is to prove that SGSLogCFL $\in RL$ and use Nisan’s theorem ($RL \subseteq SC^2$) [48].

One of the oldest results concerning the space complexity of USTCONN is that of Aleliunas et. al. [3]. They proved that USTCONN $\in RL$. Their algorithm is very elegant. Simply start from the source node (say s) and perform a random walk for polynomial number of steps. If the destination node (say t) is visited within these steps, declare that s and t are connected. Can we generalize their techniques to prove that SGSLogCFL $\in RL$? This approach necessitates an appropriate generalization of random walks and associated concepts like cover time. Defining such concepts will shed new light on the connectivity problems that are intermediate between L and NL.
Our work opens up several such intriguing new research directions. They are discussed in Section 10. To improve Savitch’s theorem it is important that we seek answers to these questions.
CHAPTER II

REALIZABLE PATHS

As mentioned earlier, an auxiliary pushdown automaton (AuxPDA) is a multi-tape Turing machine with a two-way read-only input tape, a pushdown tape, and one or more work tapes. The pushdown alphabet has a distinguished symbol (say $) which is initially pushed on the pushdown tape. The pushdown head never shifts left of $ or changes $. Further, the pushdown head can never shift left when scanning any tape symbol unless it first erases (i.e., pops) that symbol, and it can never shift right from a square unless it first prints (i.e., pushes) a nonblank symbol on that square. If the Turing machine is non-deterministic we get a non-deterministic Auxiliary Pushdown Automaton (NAuxPDA or simply AuxPDA). If the Turing machine is deterministic we get a deterministic Auxiliary Pushdown Automaton (DAuxPDA). Space on an AuxPDA is the space used on the work tapes without counting the space on the pushdown tape. In this paper we use the terms pushdown tape and stack interchangeably.

Throughout this thesis, we consider AuxPDAs that are $O(\log n)$-space bounded. We will assume that an AuxPDA (i) accepts with its stack empty and halts on all computations, and (ii) there is a unique accepting configuration (assuming an empty pushdown tape, an empty work tape, a fixed position for all tape heads, and a unique final accepting state).

We first define a graph connectivity problem called ST-REALIZABILITY (in short STREAL) that captures the computations of an AuxPDA. We are given a directed graph (say $G$) where each vertex has a stack symbol associated with it and each edge
is labeled *push, pop* or \( \epsilon \). Let \( s \) and \( t \) be two distinguished vertices of \( G \) and let \( P \) be a directed (not necessarily simple) path from \( s \) to \( t \). We maintain a stack and traverse the path \( P \) starting from \( s \) by first pushing the label of \( s \) into the stack. Throughout the traversal the top of the stack is called the *current symbol*. We traverse the edges of \( P \) according to the following rules:

- We are allowed to traverse along any edge \( e = (u, v) \) labeled \( \epsilon \), without modifying the stack, provided the label of \( v \) is same as the current symbol.

- While traversing any edge \( e = (u, v) \) labeled *push*, we have to push the label of \( v \) into the stack, so that it becomes the current symbol.

- We are allowed to traverse any edge \( e = (u, v) \) labeled *pop*, so long as the label associated with the vertex \( v \) agrees with what would become the current symbol after popping the top symbol off the stack.

If we reach the vertex \( t \) with the stack in the same configuration as we started at \( s \), then the path \( P \) is called a *realizable* path. This traversal defines a computation path of an AuxPDA and each vertex of \( G \) represents a *surface configuration* of the AuxPDA. The graph \( G \) represents the configuration graph of the AuxPDA. The terms *realizable paths* and *surface configuration* are first introduced by Cook [17]. We now present a formal definition of STREAL.

### 2.1 STREAL

We are given a directed graph \( G(V, E) \), a vertex labeling function \( L_V : V \rightarrow \{ \alpha_1, \alpha_2, \ldots, \alpha_k \} \) and an edge labeling function \( L_E : E \rightarrow \{ \text{push}, \text{pop}, \epsilon \} \). The ordered pair \((s, t)\), where \( s, t \in V \), is said to be *realizable* if the following two conditions hold:

- There is a directed path (say \( P \)) from \( s \) to \( t \).

- The concatenation of the vertex and edge labels along the path \( P \) is a *realizable* string (see Definition 2.1.1).
Definition 2.1.1. Let $A = \{\text{push}, \text{pop}, \epsilon, \alpha_1, \alpha_2, \ldots, \alpha_k\}$ be the set of alphabets. A realizable string is a nonempty string of alphabets from $A$, defined in the following recursive manner:

- for all $1 \leq i \leq k$, “$\alpha_i$” is a realizable string.
- for all $1 \leq i \leq k$, “$\alpha_i \epsilon \alpha_i$” is a realizable string.
- if $S$ is a realizable string then so is “$\alpha_i \text{push} S \text{pop} \alpha_i$”, for all $1 \leq i \leq k$.
- for all $1 \leq i \leq k$, if “$\alpha_i S_1 \alpha_i$” and “$\alpha_i S_2 \alpha_i$” are realizable strings then so is “$\alpha_i S_1 \alpha_i S_2 \alpha_i$”.

STREAL : Given a directed graph $G(V, E)$ with vertices labeled from \{\alpha_1, \alpha_2, \ldots, \alpha_k\} and edges labeled from \{push, pop, \epsilon\} and two distinguished nodes $s$ and $t$, decide if there is a realizable path from $s$ to $t$ in $G$.

We use the notation $(u \rightarrow v)$ to denote that there is a realizable path from $u$ to $v$. If all the vertices of $G$ are labeled $\alpha_1$ (i.e., $k = 1$) and all the edges are labeled $\epsilon$, we get an instance of STCONN. Hence, STREAL is a generalization of STCONN.

2.2 USTREAL

We now define USTREAL, a symmetric version of STREAL. USTREAL captures the computation of symmetric AuxPDAs. Intuitively, a symmetric AuxPDA is a nondeterministic multi-tape Turing machine which has an extra tape called pushdown tape, with an additional requirement that every move of the machine is “reversible”. In other words, the “yields” relation between its (surface) configurations is symmetric. Such a machine is allowed to scan two symbols at a time on each of its tapes. We present the formal definitions and properties of symmetric AuxPDAs in the appendix (see appendix A).
We are given an undirected graph $G(V,E)$, a vertex labeling function $L_V : V \rightarrow \{\alpha_1, \alpha_2, \ldots, \alpha_k\}$ and an edge labeling function $L_E : E \rightarrow \{\text{push}, \text{pop}, \epsilon\}$. Moreover, the edge labels are “symmetric” i.e., they satisfy the following properties: (i) $L_E(u,v) = \text{push}$ if and only if $L_E(v,u) = \text{pop}$ and (ii) $L_E(u,v) = \epsilon$ if and only if $L_E(v,u) = \epsilon$.

The pair $(s,t)$, where $s, t \in V$, is said to be realizable if there is an undirected path (say $P$) from $s$ to $t$ and the concatenation of the vertex and edge labels along the path $P$ is a realizable string. Since the edge labels are symmetric, $(s,t)$ is realizable if and only if $(t,s)$ is realizable. We denote this by $(s \leftrightarrow t)$.

**USTREAL** : Given an undirected graph $G(V,E)$ with vertices labeled from $\{\alpha_1, \alpha_2, \ldots, \alpha_k\}$ and symmetric edge labels from $\{\text{push}, \text{pop}, \epsilon\}$ and two distinguished nodes $s$ and $t$, decide if $s$ and $t$ are realizable in $G$.

If all the vertices of $G$ are labeled $\alpha_1$ (i.e., $k = 1$) and all the edges are labeled $\epsilon$, we get an instance of USTCONN. Hence, USTREAL is a generalization of USTCONN.

### 2.3 DSTREAL

We now define a deterministic version of STREAL, called DSTREAL, capturing the behavior of deterministic AuxPDAs. An instance of DSTREAL is a graph with vertex labels and edges labels similar to STREAL. The definition of a realizable path is also the same. The graph $G$ associated with DSTREAL satisfies the following properties reflecting the deterministic behavior of computation paths of a deterministic AuxPDA.

- Let $e = (u,v)$ be a directed edge of $G$. If $(u,v)$ is labeled $\epsilon$, then $e$ is the *only* out-going edge from $u$. 
Let $e = (u, v)$ be a directed edge of $G$. If $(u, v)$ is labeled $push$, then $e$ is the only out-going edge from $u$.

Let $u$ have $l$ out-going edges all labeled $pop$. Let $v_1, v_2, \ldots, v_l$ be the out-neighbors of $u$. Then the labels of the vertices $v_1, v_2, \ldots, v_l$ are all distinct.

DSTREAL : Given a directed graph $G(V, E)$ with vertices labeled from $\{\alpha_1, \alpha_2, \ldots, \alpha_k\}$ and edges labeled from $\{push, pop, \epsilon\}$ (satisfying the above mentioned properties) and two distinguished nodes $s$ and $t$, decide if there is a realizable path from $s$ to $t$ in $G$.

### 2.4 Relationship among STREAL, USTREAL and DSTREAL

As mentioned earlier, AuxPDAs are introduced by Cook [17]. In the same paper, Cook proved that $O(log n)$-space bounded AuxPDAs (both deterministic and non-deterministic) accept precisely those languages that are accepted by a polynomial time bounded Turing machine. Hence, the following theorems are immediate.

**Theorem 2.4.1.** STREAL and DSTREAL are $P$-complete.

We use the same names STREAL, USTREAL and DSTREAL to denote languages that are logspace reducible to the connectivity problems STREAL, USTREAL and DSTREAL respectively. Since DSTREAL $\subseteq$ USTREAL $\subseteq$ STREAL by Theorem A.0.4 (see appendix), we have the following corollary.

**Theorem 2.4.2.** DSTREAL = USTREAL = STREAL = $P$.

### 2.5 Graph Representation

We now discuss the representation of an instance of STREAL i.e., a directed graph $G$ with the vertex and edge labels. Let this graph be $G(V, E)$ with $|V| = n$. For simplicity we assume that there are no multi-edges. We represent $G$ as a 4-tuple
\( \mathcal{G} = \langle \mathcal{L}, \mathcal{P}_{\text{push}}, \mathcal{P}_{\text{pop}}, \mathcal{E} \rangle \), where \( \mathcal{L} \) is an integer array of length \( n \), \( \mathcal{P}_{\text{push}} \), \( \mathcal{P}_{\text{pop}} \) and \( \mathcal{E} \) are \( n \times n \) boolean matrices. \( \mathcal{L} \) is an integer array of length \( N \) representing the vertex labels. \( \mathcal{L}[u] \) represents the label of vertex \( u \) i.e., \( \mathcal{L}[u] = i \) iff the label of \( u \) is \( \alpha_i \). The \( [u, v]^{th} \) entry of the matrix \( \mathcal{P}_{\text{push}} \) (resp. \( \mathcal{P}_{\text{pop}} \) and \( \mathcal{E} \)) is 1 if and only if the directed edge \((u, v)\) is labeled \( \text{push} \) (resp. \( \text{pop} \) and \( \epsilon \)). We may assume that \( \mathcal{L}_E(u, u) = \epsilon \) for all \( u \in V \) i.e., \( \mathcal{E}[u, u] = \epsilon \) for all \( u \in V \).

**Definition 2.5.1.** (Niedermeier and Rossmanith [46]) : Let \( a, b, c, d \) be four configurations such that : \( a \) and \( b \) have same pushdown heights, \( c \) and \( d \) have same pushdown heights and there exists a computation path from \( a \) to \( c \) and one from \( d \) to \( b \). The level of the pushdown must not go below the level of \( a \) and \( b \) during the computation. We say that \((a, b)\) is realizable with gap \((c, d)\).

In the context of STREAL, we relax the above definition as shown below. This allows us to define a natural repeated squaring algorithm to solve STREAL. For the rest of this paper, we will use the following definition.

**Path with gap**: A path with gap consists of four vertices \( a, b, c, d \) such that (i) there is a computation path \( P_1 \) from \( a \) to \( c \) and \( P_2 \) from \( d \) to \( b \) (ii) the vertex labels of \( a \) and \( b \) are the same (iii) the vertex labels of \( c \) and \( d \) are the same (iv) let \( P \) be the path formed by concatenating \( P_1 \) and \( P_2 \) i.e., identifying \( c \) and \( d \) (iv) the concatenation of the vertex and edge labels along the path \( P \) is a realizable string. We denote such a “path with gap” by \((a \leadsto (c, d) \leadsto b)\) and say that \((a, b)\) is realizable with gap \((c, d)\). The length of such a path with gap is the length of \( P \).

Path with gap \((a \leadsto (c, d) \leadsto b)\) is interpreted as if the two surface configurations \( c \) and \( d \) were the same, i.e., as if a realizable path from \( c \) to \( d \) would exist. To keep track of paths with gaps, we maintain a boolean gap matrix \( \Upsilon \), indexed by 4-tuple
of vertices \([a, (c, d), b]\) such that if \(\Upsilon[a, (c, d), b] = 1\) then \((a \sim (c, d) \sim b)\). We initialize
the gap matrix \(\Upsilon\) with the labels from the matrices \(L, P_{push}\) and \(P_{pop}\) as follows.

**InitializeGapMatrix(\(\Upsilon\))**

for all \(a, b, c, d \in V\) \hspace{1em} \(\Upsilon[a, (c, d), b] = 0\)

for all \(a, b, c, d \in V\)

\[
\text{if } ((P_{push}[a, c] == 1) \& \& (P_{pop}[d, b] == 1) \& \& (L[a] == L[b]) \& \& (L[c] == L[d]))
\]

\[\text{then } \Upsilon[a, (c, d), b] = 1\]

for all \(a \in V\) \hspace{1em} \(\Upsilon[a, (a, a), a] = 1\)

for all \(a, b \in V\) \hspace{1em} \(\Upsilon[a, (a, b), b] = 1\)

All the required information from the matrices \(L, P_{push}\) and \(P_{pop}\) is now present in
the gap matrix \(\Upsilon\). We call \(E\) the *standard* matrix and \(\Upsilon\) the *gap* matrix and assume
that an instance of STREAL, \(\mathcal{H}\), is represented by an \(n \times n\) standard matrix \(E\) and
an \(n^2 \times n^2\) gap matrix \(\Upsilon\) and denote this by \(\mathcal{H} = \langle \Upsilon, E \rangle\). The rows and columns of \(\Upsilon\)
are indexed by pairs of vertices of \(\mathcal{H}\). \(\Upsilon[a, (c, d), b]\) corresponds to the \([(a, b), (c, d)]^{th}\)
entry in the \(n^2 \times n^2\) matrix.

### 2.6 Realizability with Symmetric Gap

As noted earlier, an instance of STREAL is represented by an \(n \times n\) standard matrix
\(E\) and an \(n^2 \times n^2\) gap matrix \(\Upsilon\). In an instance of USTREAL, the standard matrix
is symmetric. We define SGUSTREAL to be a graph realizability problem in which
both the standard matrix and the gap matrix are symmetric. The prefix \(SG\) stands
for symmetric gap \(^1\). We now give a formal definition of SGUSTREAL.

We are given an undirected graph \(G(V, E)\), a vertex labeling function \(L_V : V \rightarrow \{\alpha_1,\)

\(^1\)A moment of thought would reveal that the case of symmetric gap matrix and asymmetric
standard matrix does not make much sense.
\(\alpha_2, \ldots, \alpha_k\) and an edge labeling function \(L_E : E \rightarrow \{\text{push}, \text{pop}, \epsilon\}\). The edge labels are “symmetric” as defined in Section 2.2. The pair \((s, t)\), where \(s, t \in V\), is said to be \textbf{realizable with symmetric gap} if the following two conditions hold:

- There is an undirected path (say \(P\)) from \(s\) to \(t\).
- The concatenation of the vertex and edge labels along the path \(P\) is a \textit{realizable string with symmetric gap} (see Definition 2.6.1).

**Definition 2.6.1.** Let \(A = \{\text{push}, \text{pop}, \epsilon, \alpha_1, \alpha_2, \ldots, \alpha_k\}\) be the set of alphabets. A \textbf{realizable string with symmetric gap} is a nonempty string of alphabets from \(A\), defined in the following recursive manner:

- for all \(1 \leq i \leq k\), “\(\alpha_i\)” is a realizable string.
- for all \(1 \leq i \leq k\), “\(\alpha_i \epsilon \alpha_i\)” is a realizable string.
- if \(S\) is a realizable string then so is “\(\alpha_i \text{ push } S \text{ pop } \alpha_i\)”, for all \(1 \leq i \leq k\).
- if \(S\) is a realizable string then so is “\(\alpha_i \text{ pop } S \text{ push } \alpha_i\)”, for all \(1 \leq i \leq k\).
- for all \(1 \leq i \leq k\), if “\(\alpha_i S_1 \alpha_i\)” and “\(\alpha_i S_2 \alpha_i\)” are realizable strings then so is “\(\alpha_i S_1 \alpha_i S_2 \alpha_i\)”.

Since the edge labels are symmetric, \((s, t)\) is realizable if and only if \((t, s)\) is realizable. We initialize the gap matrix as described in Section 2.5. By the definition of \textit{realizable string with symmetric gap}, \((a \sim (c, d) \sim b)\) if and only if \((c \sim (a, b) \sim d)\). Hence the corresponding \(n^2 \times n^2\) gap matrix \(\Upsilon\) is a symmetric matrix. We denote this symmetry by \((a \sim (c, d) \sim b)\).
SGUSTREAL: Given an undirected graph \( \mathcal{G}(V,E) \) with vertices labeled from \( \{\alpha_1, \alpha_2, \ldots, \alpha_k\} \) and symmetric edge labels from \( \{\text{push}, \text{pop}, \epsilon\} \) and two distinguished nodes \( s \) and \( t \), decide if \( s \) and \( t \) are realizable with symmetric gap in \( \mathcal{G} \).

Note: STREAL, USTREAL and DSTREAL capture the behaviour of non-deterministic AuxPDAs, symmetric AuxPDAs and deterministic AuxPDAs respectively. Defining such a machine (or a circuit) characterization for SGUSTREAL is an open problem. In this thesis, we study SGUSTREAL purely as a graph connectivity problem.
CHAPTER III

POLYNOMIALLY BOUNDED REALIZABLE PATHS

There are instances of DSTREAL (and hence USTREAL and STREAL) with a unique exponentially long realizable path from $s$ to $t$ (see Chapter 6). We now define realizability problems seeking realizable paths of polynomial length. Since we are studying these connectivity problems under logspace reductions, it is sufficient to look for realizable paths of length $n$ where $n$ is the number of vertices in the graph $\mathcal{G}$.

**STREAL(poly)**: Given a directed graph $\mathcal{G}(V,E)$ with vertices labeled from $\{\alpha_1, \alpha_2, \ldots, \alpha_k\}$ and edges labeled from $\{\text{push}, \text{pop}, \epsilon\}$ and two distinguished nodes $s$ and $t$, decide if there is a realizable path of length at most $n = |V|$ from $s$ to $t$ in $\mathcal{G}$.

**USTREAL(poly)**, **DSTREAL(poly)** and **SGUSTREAL(poly)** are defined analogously. Sudborough showed that $NAuxPDA-SpaceTime \ (O(\log n), \ poly(n)) = \text{LogCFL}$ and $DAuxPDA-SpaceTime \ (O(\log n), poly(n)) = \text{LogDCFL}$ [66]. Hence the following theorems are immediate.

**Theorem 3.0.2.** STREAL(poly) is LogCFL-complete.

**Theorem 3.0.3.** DSTREAL(poly) is LogDCFL-complete.

**Note**: It is known that the circuit class $\text{SAC}^t$ is equivalent to the set of languages recognized by Non-deterministic AuxPDAs using $O(\log n)$ space and $O(\log^t n)$ stack height (for details see [61, 72]). We note that STREAL($n^{\log^{t-1} n}$), defined similar to
STREAL(poly), is complete for the complexity class \( \text{SAC}^i \).

We now define the complexity classes corresponding to USTREAL(poly) and SGUSTREAL(poly).

\[ \text{SLogCFL} \] is the class of languages accepted by a logspace bounded and polynomial time bounded symmetric AuxPDA. In other words, \( \text{SLogCFL} \) is the class of languages that are logspace reducible to USTREAL(poly).

\[ \text{SGSLogCFL} \] is the class of languages that are logspace reducible to SGUSTREAL(poly).

Independent to our work, Allender and Lange [6] defined symmetric AuxPDAs and proved that every language accepted by a nondeterministic auxiliary pushdown automaton in polynomial time can be accepted by a symmetric auxiliary pushdown automaton in polynomial time. Their definition of symmetric AuxPDAs is equivalent to ours [4]. Hence, the following theorem is immediate.

**Theorem 3.0.4.** (Allender and Lange [6]). \( \text{SLogCFL} = \text{LogCFL} \).
CHAPTER IV

REALIZABILITY WITH ONE STACK SYMBOL

The realizability problems 1STREAL, 1USTREAL, 1DSTREAL and 1SGUSTREAL are obtained by restricting the previously defined realizability problems to use only one stack symbol i.e., by insisting that $k = 1$ in the above definitions. Since the vertices are all labeled with one label, we may omit the vertex labels in the definitions. After omitting the vertex labels, the corresponding realizability can be defined using a context-free language as shown below.

4.1 1STREAL, 1USTREAL and 1DSTREAL

1STREAL is the following graph realizability problem. We are given a directed graph $G(V, E)$, with edges labeled from \{\textit{push}, \textit{pop}, \epsilon\}. The ordered pair $(s, t)$, where $s, t \in V$, is said to be realizable if the following two conditions hold :

- There is a directed path (say $P$) from $s$ to $t$.

- The concatenation of the edge labels on the path $P$ is a string produced by the following context-free grammar : $S \rightarrow S S$; $S \rightarrow \text{push} \ S \ \text{pop}$; $S \rightarrow \epsilon$; $S \rightarrow \emptyset$.

Here $\emptyset$ denotes the empty string.

1USTREAL and 1DSTREAL are defined analogously with the symmetric and deterministic restrictions.

4.2 1SGUSTREAL

1SGUSTREAL is the following graph realizability problem. We are given an undirected graph $G(V, E)$, with the edges labeled from \{\textit{push}, \textit{pop}, \epsilon\}. The edge labels are
“symmetric” as defined in Section 2.2. The pair \((s, t)\), where \(s, t \in V\), is said to be realizable if the following two conditions hold:

- There is an undirected path (say \(P\)) from \(s\) to \(t\).

- The concatenation of the edge labels on the path \(P\) is a string produced by the following context-free grammar:
  
  \[
  S \rightarrow SS; \quad S \rightarrow push \ S \ pop; \quad S \rightarrow pop \ S \ push; \\
  S \rightarrow \epsilon; \quad S \rightarrow \emptyset.
  \]
  
  Here \(\emptyset\) denotes the empty string.

### 4.3 Polynomial length paths

1DSTREAL(POLY), 1SGUSTREAL(POLY), 1USTREAL(POLY) and 1STREAL(POLY) are defined analogously. Let 1LogDCFL, 1SGSLCFL, 1SLCFL and 1LogCFL be the corresponding complexity classes.

**Theorem 4.3.1.** 1DSTREAL and 1DSTREAL(POLY) are equivalent. Moreover, \(L = 1\text{LogDCFL}\).

**Proof.** Recall the definition of DSTREAL (see Section 2.3). In the corresponding definition of 1DSTREAL there are no stack symbols. Hence the underlying graph has outdegree at most one for each vertex. In this graph any \(s\)-\(t\) path has at most \(n\) vertices. Hence 1DSTREAL and 1DSTREAL(POLY) are equivalent. Also, such a graph represents the configuration graph of a deterministic logspace Turing machine. Hence, deciding the existence of an \(s\)-\(t\) path in such graphs is \(L\)-complete.  

**Theorem 4.3.2.** \(NL = 1\text{LogCFL}\).

**Proof.** 1LogCFL \(\subseteq NL\): An NL-machine (say \(M\)) non-deterministically guesses an \(s\)-\(t\) path (say \(P\)). \(M\) traverses the edges along \(P\) and maintains a counter \(C\). \(M\) increments (resp. decrements) \(C\) if the current edge is labeled push (resp. pop). If \(C\) was ever negative then \(M\) rejects. \(M\) accepts iff \(C = 0\) when it reaches \(t\).
$NL \subseteq 1\text{LogCFL}$: We replace each directed edge (say $(u, v)$) of STCONN by two directed edges $(u, w)$ and $(w, v)$ and label them push and pop respectively. We add a new vertex $w$ for each edge $(u, v)$. There is an $s$-$t$ path in the original graph iff there is a realizable path (according to the definition from Section 4.1) in the modified graph.
CHAPTER V

BALANCED PATHS

In this section, we introduce two natural graph connectivity problems characterizing 1SGSLogCFL and 1SLogCFL.

Let $G(V, E)$ be a directed graph. Let $G'(V, E')$ be the underlying undirected graph of $G$. Let $P$ be a path in $G'$. Let $e = (u, v)$ be an edge along the path $P$. Edge $e$ is called neutral edge if both $(u, v)$ and $(v, u)$ are in $E$. Edge $e$ is called forward edge if $(u, v) \in E$ and $(v, u) \notin E$. Edge $e$ is called backward edge if $(u, v) \notin E$ and $(v, u) \in E$.

A path (say $P$) from $s \in V$ to $t \in V$ in $G'(V, E')$ is called balanced if the number of forward edges along $P$ is equal to the number of backward edges along $P$. A balanced path might have any number of neutral edges. By definition, if there is a balanced path from $s$ to $t$ then there is a balanced path from $t$ to $s$. The path $P$ may not be a simple path. We are concerned with balanced paths of length at most $n$.

Balanced ST-Connectivity: Given a directed graph $G(V, E)$ and two distinguished nodes $s$ and $t$, decide if there is balanced path (of length at most $n$) between $s$ and $t$.

Let $P$ be a path from $s \in V$ to $t \in V$ in $G(V, E)$. We say $v \in P$ if the vertex $v$ is on the path $P$. For $v \in P$ we denote by $P_v$ the subpath of $P$ starting from $s$ and ending at $v$. We say that $P$ is positive if the number of forward edges of $P_v$ is at least the number of backward edges of $P_v$, for all $v \in P$. In other words, the number of forward edges minus the number of backward edges of $P_v$ is positive, for all $v \in P$. We say that $P$ is positive balanced if $P$ is positive and balanced. By definition, if there is a positive balanced path from $s$ to $t$ then there is a positive balanced path.
from $t$ to $s$.

**Positive Balanced ST-Connectivity**: Given a directed graph $G(V, E)$ and two distinguished nodes $s$ and $t$, decide if there is positive balanced path (of length at most $n$) between $s$ and $t$.

**Theorem 5.0.3.** Balanced ST-Connectivity is 1SGSLogCFL-complete.

*Proof.* Balanced ST-Connectivity $\in$ 1SGSLogCFL: Let $G(V, E)$ be an instance of Balanced ST-Connectivity. Let $G'(V, E')$ be the underlying undirected graph of $G$. If $(u, v) \in E$ and $(v, u) \in E$ then we label the edges $(u, v)$ and $(v, u)$ of $G'$ with $\epsilon$. If $(u, v) \in E$ and $(v, u) \notin E$ then we label the edge $(u, v)$ of $G'$ with push and label the edge $(v, u)$ of $G'$ with pop. Note that the edge labels of $G'$ are symmetric. There is a balanced $s$-$t$ path in $G$ iff there is a realizable $s$-$t$ path (according to the definition from Section 4.2) in $G'$.

Balanced ST-Connectivity is 1SGSLogCFL-hard: As mentioned earlier, an instance of 1SGSLogCFL is an undirected graph (say $G$) with edges labeled from $\{\text{push, pop, } \epsilon\}$. These edge labels are symmetric as defined in Section 2.2. We construct a directed graph $H$ on the same vertex set. If the edge $(u, v)$ of $G$ is labeled $\epsilon$ we add the edges $(u, v)$ and $(v, u)$ in $H$. If the edge $(u, v)$ is labeled push (by symmetry the edge $(v, u)$ is labeled pop) we add a directed edge $u, v$ in $H$. There is a realizable $s$-$t$ path in $G$ iff there is a balanced $s$-$t$ path in $H$.

\[ \square \]

**Theorem 5.0.4.** Positive Balanced ST-Connectivity is 1SLogCFL-complete.

*Proof.* Similar to the proof of Theorem 5.0.3. \[ \square \]

**Corollary 5.0.5.** $L = 1LogDCFL \subseteq 1SGSLogCFL \subseteq 1SLogCFL \subseteq 1LogCFL \subseteq \text{NL}$.
In chapter 6, we prove the following theorem (See the proof of Theorem 6.1.2).

**Theorem 5.0.6.** Let \( G(V, E) \) be a directed graph with two distinguished vertices \( s, t \in V \) and let \( P \) be a balanced path from \( s \) to \( t \). Then there exists a balanced path \( P' \) from \( s \) to \( t \) such that the length of \( Q \) is \( O(n^3) \).

Hence we have the following corollary.

**Corollary 5.0.7.** \( 1SGUSTREAL \) and \( 1SGUSTREAL(poly) \) are \( 1SGSLogCFL \)-complete.

Figure 1 summarizes the relationship among the above defined classes that lie between \( L \) and \( \text{LogCFL} \). A directed edge from class \( A \) to class \( B \) shows that \( A \subseteq B \). In addition to the relations shown, \( RL \subseteq R\text{LogCFL} \) and \( BPL \subseteq B\text{PLogCFL} \). Recall that \( \text{Balanced ST-Connectivity} \) is \( 1SGSLogCFL \)-complete and \( \text{Positive Balanced ST-Connectivity} \) is \( 1S\text{LogCFL} \)-complete.

![Figure 1: Relationship among the complexity classes lying between \( L \) and \( \text{LogCFL} \)](image-url)
CHAPTER VI

LENGTHS OF REALIZABLE PATHS

Let \((G, s, t)\) be an instance of STCONN. If there is a directed path from \(s\) to \(t\) in \(G\), then there is a simple directed path (of length at most \(n\)) from \(s\) to \(t\). In the case of Balanced ST-Connectivity the balanced paths may not be simple paths. The example in Figure 2 shows an instance of Balanced ST-Connectivity where the only balanced path between \(s\) and \(t\) is of length \(\Theta(n^2)\). The directed simple path from \(s\) to \(t\) is of length \(n/2\). There is a cycle of length \(n/2\) at the vertex \(v\). All the edges (except \((v, u)\)) on this cycle are undirected. The balanced path from \(s\) to \(t\) is obtained by traversing from \(s\) to \(v\), traversing the cycle clockwise for \(n/2\) times and then traversing from \(v\) to \(t\). This path is not a simple path.

![Figure 2: A non-simple balanced path from \(s\) to \(t\)](image)

6.1 Length of Balanced Paths

We now claim a polynomial upper bound on the length of balanced path in any instance of Balanced ST-Connectivity. We need the following lemma to prove our claim.
Lemma 6.1.1. Let $c_1 \neq c_2 \neq \cdots \neq c_r \in [n]$ and $k \in [n]$. If $m_1, m_2, \ldots, m_r$ are integers such that
\[ m_1 c_1 + m_2 c_2 + \cdots + m_r c_r = k, \]
then there exists integers $m'_1, m'_2, \ldots, m'_r$ satisfying
\[ m'_1 c_1 + m'_2 c_2 + \cdots + m'_r c_r = k \]
such that $|m'_1| + |m'_2| + \cdots + |m'_r| \leq O(nr^2)$.

Proof. Let $|c_1| < |c_2| < \cdots < |c_r|$ and $m_1 c_1 + m_2 c_2 + \cdots + m_r c_r = 1$. Let $m_i = a_i c_r + b_i$ for $1 \leq i \leq r - 1$. We have,
\[ (a_1 c_r + b_1)c_1 + (a_2 c_r + b_2)c_2 + \cdots + (a_{r-1} c_r + b_{r-1})c_{r-1} + m_r c_r = 1 \]
Rearranging the coefficients,
\[ b_1 c_1 + b_2 c_2 + \cdots + b_{r-1} c_{r-1} + (m_r + a_1 c_1 + a_2 c_2 + \cdots + a_{r-1} c_{r-1})c_r = 1. \]
Note that $|b_i| < c_r < n$ for $1 \leq i \leq r - 1$ and the coefficient of $c_r$ is $O(nr)$. Setting, $m'_i = b_i$ for $1 \leq i \leq r - 1$ we get the required result.

Theorem 6.1.2. Let $G(V, E)$ be a directed graph with two distinguished vertices $s, t \in V$ and let $P$ be a balanced path from $s$ to $t$. Then there exists a balanced path $P'$ from $s$ to $t$ such that the length of $Q$ is $O(n^3)$.

Proof. We replace each undirected edge (say $e = (u, v)$) in $G$ by two directed edges $e_1 = (u, w)$ and $e_2 = (v, w)$ where $w$ is a new vertex. This process increases the number of vertices and the length of balanced paths by at most a factor of two. It will neither create new balanced paths nor destroy any existing balanced paths. Hence, we may assume that there are no undirected edges in $G$.

We decompose $P$ into a simple path (say $P'$) from $s$ to $t$ and a set of cycles $C = \{C_1, C_2, \ldots, C_l\}$. Let $c_1, \ldots, c_r$ be the distinct lengths of the cycles in $C$. Let $k$ denote the number of forward edges minus the number of backward edges along $P'$.
from $s$ to $t$. Since there is a balanced path from $s$ to $t$ using the path $P'$ and cycles from $\mathcal{C}$, we may assume that $m_1, \ldots, m_r$ are integers satisfying $m_1 c_1 + \cdots + m_r c_r = k$. Applying Lemma 6.1.1 there exist integers $m'_1, \ldots, m'_r$ satisfying $m'_1 c_1 + \cdots + m'_r c_r = k$ and $|m'_1| + \cdots + |m'_r| \leq O(n^3)$.

We now construct a balanced path $Q$ from $s$ to $t$ as follows: For every $m'_i$ we walk $m'_i$ times around the cycle of length $c_i$ (if there are several cycles of this length, we choose one of them arbitrarily). Note that these cycles may not be connected to each other. We now connect each of these walks to $t$ by simple paths (say $P_1, P_2, \ldots, P_r$) from an arbitrary vertex of each walk.

The new balanced path $Q$ starts from $s$ and follows the simple path $P'$ from $s$ to $t$ and uses $P_i$ to reach the cycle of length $c_i$ and walks around it $m'_i$ times and comes back to $t$. This is repeated for $1 \leq i \leq r$. Since each $P_i$ is used once while going away from $t$ and once while coming back to $t$, the paths $P_1, P_2, \ldots, P_r$ do not add any excess to $Q$. Since $m'_1 c_1 + \cdots + m'_r c_r = k$ the excess $k$ along $P'$ is compensated by the walks along the cycles. The combined length of paths $P_1, P_2, \ldots, P_r$ is $O(n^2)$. Since $|m'_1| + \cdots + |m'_r| \leq O(n^3)$ the overall length of the balanced path $Q$ is $O(n^3)$.

\textbf{6.2 Length of Realizable Paths}

\textbf{Theorem 6.2.1.} There exists an instance of STREAL on $n$ vertices such that there is a unique realizable path from $s$ to $t$ of length $O(2^{O(n)})$.

\textit{Proof.} We construct an instance of STREAL with an undirected graph $G(V, E)$ and two distinguished nodes $s$ and $t$. The vertices of $G$ are labeled with $\{0, 1, \$\}$ and its edges are labeled with $\{\text{push}, \text{pop}, \epsilon\}$. The graph has $7k + 2$ vertices and has no undirected edges. Figure 3 shows the construction of $G$ for $k = 4$. The graph $G$ is drawn such that the push-edges point upwards and pop-edges point downwards and the blue edges are labeled $\epsilon$.

We maintain a stack $S$ (initially filled with $\$ symbol) and traverse the graph...
Figure 3: An instance of STREAL with a unique exponential length realizable path from $s$ to $t$

$G$ starting from $s$ along the directed edges. We applying the following rules while traversing an edge $e = (u, v)$ from $u$ (labeled with $l_u$) to $v$ (labeled with $l_v$).

- If the edge $e$ is labeled `push` then push the symbol $l_v$ into the stack $S$. Note that whenever an edge $e = (u, v)$ is labeled `push` in $G$ the vertex $u$ has only one outgoing edge. Hence this edge must be used to traverse the graph.

- If the edge $e$ is labeled `pop` then pop the symbol $l_u$ from the stack and let the current symbol on the stack (after popping $l_u$) be $l_x$. If $l_x$ is same as $l_v$ them move to $v$. Note that whenever an edge $e = (u, v)$ is labeled `pop` in $G$ the vertex $u$ has at most two outgoing edges. If $u$ has two outgoing edges then the end points of these two edges are labeled with different labels. Hence only one of the edges must be taken (based on the symbol $l_x$) to traverse the graph.

- If the edge $e$ is labeled $\epsilon$ then move from $u$ to $v$ without changing the stack contents.
The graph $G$ in Figure 3 is drawn such that the push-edges point upwards and pop-edges point downwards. Hence, it is easy to see that the maximum height of $S$ is $k = 4$. Based on the above mentioned observations there is a unique way of traversing $G$ starting from $s$. We will now prove that this traversal ends at $t$ after $O(2^k)$ steps.

Note that the first $k$ steps of the traversal pushes $k$ 1’s onto the stack. Subsequent steps of traversal do the following:

- The traversal pops all the zeros from the stack until the top of the stack $S$ is 1. Now the next two steps replace 1 by a 0 in the stack. Next steps push 1’s in the stack until the stack height is $k$.

Hence the stack contents (from bottom to top ignoring the $\$ symbol) at intermediate steps of this traversal (when the stack is full) are '1111', '1110', '1101', '1100', ..., '0010' '0001', '0000'. When the traversal reaches $t$ the stack contains only the $\$ symbol. This unique traversal from $s$ to $t$ defines a realizable path and is simulating a counter (stored implicitly in the stack $S$) from $2^k - 1$ to 0. Hence, the STREAL instance constructed as shown has a single realizable path from $s$ to $t$ of length $O(2^k)$. \(\square\)
The definitions and theorems in this section are applicable to all the graph realizability problems defined above. We present the definitions and theorems for STREAL, the most general graph realizability problem. We now define the transitive closure of an instance of STREAL.

**Definition 7.0.2.** Let $\mathcal{G} = \langle \Upsilon, \mathcal{E} \rangle$ be an instance of STREAL. The transitive closure of $\mathcal{G}$, denoted by $\mathcal{G}^* = \langle \Upsilon^*, \mathcal{E}^* \rangle$, is a pair of gap and standard matrix such that for all $a, b, c, d \in V$,

(i) $\mathcal{E}^*[a][b] = 1$ iff $(a \rightarrow b)$ and 
(ii) $\Upsilon^*[a, (c, d), b] = 1$ iff $(a, b)$ is realizable with gap $(c, d)$.

The transitive closure of STREAL(poly) deals only with paths (realizable paths and paths with gap) of length at most $n$.

**Definition 7.0.3.** Let $\mathcal{G} = \langle \Upsilon, \mathcal{E} \rangle$ be an instance of STREAL(poly). The transitive closure of $\mathcal{G}$, denoted by $\mathcal{G}^* = \langle \Upsilon^*, \mathcal{E}^* \rangle$, is a pair of gap and standard matrix such that for all $a, b, c, d \in V$,

(i) $\mathcal{E}^*[a][b] = 1$ iff $(a \rightarrow b)$ and this realizable path from $a$ to $b$ is of length at most $n$ and 
(ii) $\Upsilon^*[a, (c, d), b] = 1$ iff $(a \rightarrow (c, d) \rightarrow b)$ and this path with gap is of length at most $n$. Recall the definition of the length of path with gap from Section 2.5

### 7.1 Tensor Products

We now present several tensor products acting on $\mathcal{E}$ and $\Upsilon$. The products $\otimes_1$ to $\otimes_5$ are introduced in [73] to study probabilistic AuxPDAs. We introduce $\otimes_6$ and
These products update the standard matrix $E$ and the gap matrix $\Upsilon$ with new “connectivity information” of $G$. Let $E, E_1, E_2$ represent standard matrices and $\Upsilon, \Upsilon_1, \Upsilon_2$ represent gap matrices. Let $a, b, c, d, z$ represent the vertices of $G$. Matrices indexed by two (resp. four) indices are standard (resp. gap) matrices. Since we are dealing with boolean matrices, all the summations (resp. multiplications) are interpreted as boolean $\lor$ (resp. boolean $\land$).

1. If $(a \rightsqurearrow z)$ and $(z \rightsqurearrow b)$ then $(a \rightsqurearrow b)$ :

$$(E_1 \otimes_1 E_2)[a, b] = \sum_{z} E_1[a, z] \cdot E_2[z, b].$$

2. If $(a \rightsqurearrow (c, d) \rightsqurearrow b)$ and $(c \rightsqurearrow d)$ then $(a \rightsqurearrow b)$ :

$$(\Upsilon \otimes_2 E)[a, b] = \sum_{c, d} \Upsilon[a, (c, d), b] \cdot E[c, d].$$

3. If $(a \rightsqurearrow (c, d) \rightsqurearrow b)$ and $(b \rightsqurearrow z)$ then $(a \rightsqurearrow (c, d) \rightsqurearrow z)$ :

$$(\Upsilon \otimes_3 E)[a, (c, d), z] = \sum_{b} \Upsilon[a, (c, d), b] \cdot E[b, z].$$

4. If $(z \rightsqurearrow a)$ and $(a \rightsqurearrow (c, d) \rightsqurearrow b)$ then $(z \rightsqurearrow (c, d) \rightsqurearrow b)$ :

$$(E \otimes_4 \Upsilon)[z, (c, d), b] = \sum_{a} E[z, a] \cdot \Upsilon[a, (c, d), b].$$

5. If $(a \rightsqurearrow (c, d) \rightsqurearrow b)$ and $(c \rightsqurearrow (e, f) \rightsqurearrow d)$ then $(a \rightsqurearrow (e, f) \rightsqurearrow b)$ :

$$(\Upsilon_1 \otimes_5 \Upsilon_2)[a, (e, f), b] = \sum_{c, d} \Upsilon_1[a, (c, d), b] \cdot \Upsilon_2[c, (e, f), d].$$

6. If $(a \rightsqurearrow (c, d) \rightsqurearrow b)$ and $(z \rightsqurearrow d)$ then $(a \rightsqurearrow (c, z) \rightsqurearrow b)$ :

$$(\Upsilon \otimes_6 E)[a, (c, z), b] = \sum_{d} \Upsilon[a, (c, d), b] \cdot E[z, d].$$

7. If $(a \rightsqurearrow (c, d) \rightsqurearrow b)$ and $(c \rightsqurearrow z)$ then $(a \rightsqurearrow (z, d) \rightsqurearrow b)$ :
All the above mentioned products are sound. For example, let $\mathcal{G} = \langle \Upsilon, \mathcal{E} \rangle$ and $\mathcal{G}' = \langle \Upsilon \otimes_3 \mathcal{E}, \mathcal{E} \rangle$. It is easy to see that there is an $s$-$t$ realizable path in $\mathcal{G}$ if and only if there is an $s$-$t$ realizable path in $\mathcal{G}'$. In the following subsection, we show that these products are sufficient to define a natural graph squaring operation.

### 7.2 Squaring Operation

Given $\mathcal{G} = \langle \Upsilon, \mathcal{E} \rangle$ the following algorithm computes the “square” of $\mathcal{G}$. Theorem 7.2.1 implies a natural polynomial time algorithm to solve STREAL(POLY). It plays a crucial role in the proofs of correctness of parallel and space efficient algorithms for SGSLogCFL (see Section 8 and Section 9).

**Square**($\langle \Upsilon, \mathcal{E} \rangle$)

- $\mathcal{E} = \mathcal{E} \otimes_1 \mathcal{E}$
- $\mathcal{E} = \Upsilon \otimes_2 \mathcal{E}$
- $\Upsilon = \Upsilon \otimes_3 \mathcal{E}$
- $\Upsilon = \mathcal{E} \otimes_4 \Upsilon$
- $\Upsilon = \Upsilon \otimes_5 \Upsilon$
- $\Upsilon = \Upsilon \otimes_6 \mathcal{E}$
- $\Upsilon = \Upsilon \otimes_7 \mathcal{E}$

return $\langle \Upsilon, \mathcal{E} \rangle$

**Theorem 7.2.1.** Let $\mathcal{G}$ be an instance of STREAL(POLY). $\mathcal{G}^* = \langle \Upsilon^*, \mathcal{E}^* \rangle$ can be computed using $O(\log n)$ repeated applications of **Square**($\mathcal{G}$).

**Proof.** We may assume that there are no $\epsilon$ edges in an instance of STREAL. This can be achieved by replacing each directed edge $(u,v)$ labeled with $\epsilon$ with two directed
edges \((u, w)\) and \((w, v)\), where \(w\) is a new node. The label of \((u, w)\) (resp. \((w, v)\)) is set to \textit{push} (resp. \textit{pop}). Repeat this for every edge, adding a new node every time.

We introduce a new label \(\alpha_{k+1}\) and label all the new nodes with \(\alpha_{k+1}\). It is easy to see that a path from \(s\) to \(t\) is realizable in the original graph if and only if it is realizable in the new graph. Hence \textsc{STREAL} reduces to \textsc{STREAL} with no \(\epsilon\) edges.

Equivalently, we may assume that an AuxPDA always pushes or pops a symbol at every step. If an AuxPDA doesn’t push or a pop at every step then we introduce an extra symbol in its stack alphabet which is pushed onto the stack when nothing is done to the stack. This alphabet is first popped before performing a valid stack move. In the rest of this proof we assume that all realizable paths are of even length.

We first state the relevant definitions and lemmas from [46]. A \textit{path description} is a triple \((A, B, i)\) consisting of two surface configurations \(A\) and \(B\) and an even natural number \(i\). A description is \textit{realizable} if \(A\) and \(B\) are realizable. In particular, \((A, B, i)\) represents several paths of length \(i\) between \(A\) and \(B\).

The relation \(\vdash\) shows how to split computation paths recursively into shorter and shorter paths until we end up with trivial paths. Let \(x = (A, B, i), y = (C, D, j),\) and \(z = (E, B, k)\) be path descriptions. Then we write \(y, z \vdash x\) and \(z, y \vdash x\) if and only if

(1) the level of the pushdown is equal for \(A, E\) and \(B\);

(2) there exists a computation from \(A\) to \(C\) in one step, pushing a symbol \(\alpha\) onto the pushdown tape during this step;

(3) there exists a computation from \(D\) to \(E\) in one step, popping \(\alpha\) from the pushdown tape; and

(4) \(j + k = i - 2\).

Note that identical pushdown heights of \(A, E\) and \(B\) imply that \(C\) and \(D\) have same pushdown height. Also, \(j\) and \(k\) are always even. In this way we can reduce the checking of realizability of \(x\) to the checking of the realizability of smaller paths \(y\) and \(z\). We now state two crucial lemmas from [46] that gives a “balanced” partition of
realizable computation. The proofs of these lemmas are based on a recursive descent using the properties of the decomposition relation $\vdash$.

**Lemma 7.2.2.** (Niedermeier and Rossmanith [46]) Let $(A, B, i)$ denote a realizable path description for a fixed computation path of length $i \geq 2$ between $A$ and $B$. Then there exist uniquely determined subpaths $(C, D, i_1)$, $(E, F, i_2)$ and $(G, D, i_3)$ of $(A, B, i)$ such that $(E, F, i_2), (G, D, i_3) \vdash (C, D, i_1)$ and $i_2, i_3 \leq i/2 < i_1$.

Lemma 7.2.2 splits a fixed computation path into three paths. The first two paths are the subpaths $(E, F, i_2)$ and $(G, D, i_3)$ and the third one is the path $(A, B, i)$ with gap $(C, D, i_1)$. This means that the verification of the realizability of $(A, B, i)$ can be reduced to showing that $(E, F, i_2), (G, D, i_3)$ and the pair-with-gap $(A, (C, D, i_1), B, i)$ are realizable.

A description for a path with gap $(A, (C, D, j), B, i)$ consists of four surface configurations $A, B, C, D$ and two even numbers $i$ and $j$ with $j \leq i$. A path with gap $(A, (C, D, j), B, i)$ is called realizable iff $(A, (C, D) \sim B)$ and there exists a computation path from $A$ to $C$ and one from $D$ to $B$ with total number of steps $j - i$.

Now we generalize the decomposition relation $\vdash$ to computation paths with gap. Let $x = (A, (C, D, j), B, i)$ and, first, let $y = (E, (C, D, j), F, k)$ and $z = (G, B, l)$ or, second, let $y = (E, F, k)$, $z = (G, (C, D, j), B, l)$. Then we write $y, z \vdash x$ and $z, y \vdash x$ if and only if

1. the level of the pushdown is equal for $A, G$ and $B$;
2. there exists one step from $A$ to $E$ pushing a symbol $\alpha$ onto the pushdown tape;
3. there is one step from $F$ to $G$ popping $\alpha$ from the pushdown tape; and
4. $k + l = i - 2$.

The following lemma is the analogue of Lemma 7.2.2 for a fixed computation path with gap.
Lemma 7.2.3. (Niedermeier and Rossmanith [46]) Let \((A, (C, D, j), B, i), i - j \geq 2\) denote a realizable path with gap. Then there exist uniquely determined paths \(y = (E, (C, D, j), F, i_1)\) and either

1. \(z_1 = (G, (C, D, j), H, i_2)\) and \(z_2 = (I, F, i_3), \) such that \(z_1, z_2 \vdash y\) and \(i_2 - j \leq (i - j)/2 < i_1 - j\) or
2. \(z_1 = (G, H, i_2)\) and \(z_2 = (I, (C, D, j), F, i_3),\) such that \(z_1, z_2 \vdash y\) and \(i_3 - j \leq (i - j)/2 < i_1 - j.\)

Lemma 7.2.3 is used to decompose paths with gaps in a balanced way. To check the realizability of \((A, (C, D, j), B, i)\) we examine the realizability of \((A, (E, F, i_1), B, i),\) \(z_1\) and \(z_2.\) Both possible subpaths with gap have length less than or equal to half of the length of the whole path with gap \((A, (C, D, j), B, i).\) The arising subpath without gap may have a maximum length of \(i - j - 2\) and will be split in a balanced way using Lemma 7.2.2.

We are now ready to prove our theorem. For realizable paths (both standard and gap paths) of length at most four, it is easy to verify that an application of \textbf{SimpleSquare} reduces the path length by a factor of at least \(\frac{3}{4}\). For paths of length greater than four, we divide the path into three smaller paths using Lemma 7.2.2 for standard paths and Lemma 7.2.3 for path with gaps and use induction. This implies that one application of \textbf{SimpleSquare} reduces the path length by a constant factor. Hence \(O(\log n)\) repeated applications of \textbf{SimpleSquare}(\(G\)) suffice to compute the transitive closure \(G^*\). \(\square\)
CHAPTER VIII

PARALLEL ALGORITHMS FOR SGSLOGCFL

Let \( G = \langle \Upsilon, \mathcal{E} \rangle \) be an instance of SGSLogCFL. Let the vertices of \( G \) be \( V = \{1, 2, \ldots, n\} \). \( G \) is represented by an \( n \times n \) standard matrix \( \mathcal{E} \) and an \( n^2 \times n^2 \) gap matrix \( \Upsilon \). In this section, we present parallel algorithms to compute \( G \)'s transitive closure \( G^* = \langle \Upsilon^*, \mathcal{E}^* \rangle \). Let \( V^2 = V \times V \) be the set of pairs of vertices. In the rest of this thesis the term “vertex” refers to elements from \( V \) as well as \( V^2 \). Let \( V^4 = V \times V \times V \times V \). \( G \) has two types of edges. The standard edges from \( V^2 \) are present in \( \mathcal{E} \) and the gap edges from \( V^4 \) are present in \( \Upsilon \). In the rest of this paper the term “edge” refers to elements from \( V^2 \) as well as \( V^4 \).

**Definition 8.0.4.** A subset of vertices \( S \subseteq V \) is a **standard component** \((s\text{-component})\) of \( G \) iff for all \( u, v \in S \) it holds that \((u \leadsto v)\) and \((v \leadsto u)\).

**Definition 8.0.5.** A subset \( S \subseteq V^2 \) is a **gap component** \((g\text{-component})\) of \( G \) iff for all \((a, b), (c, d) \in S\) it holds that \((a \leadsto (c, d) \leadsto b)\) and \((c \leadsto (a, b) \leadsto d)\).

In the rest of this paper the term “component” refers to both standard and gap components. If there is ambiguity we will explicitly say \( s\text{-component} \) or \( g\text{-component} \).

A **pseudotree** \( P = (C, D) \) is a maximal connected directed graph with \(|C|\) vertices and \(|D|\) arcs such that \(|C| = |D|\) and each vertex has outdegree one. Note that every pseudotree has exactly one simple directed cycle (which may be a self-loop). The number of arcs in the directed cycle of a pseudotree \( P \) is called its **circumference**. A pseudotree whose cycle is a self-loop on some vertex \( r \) (called the root) is called a **rooted tree**. A **rooted star** \( R \) with root \( r \), is a rooted tree whose arcs are of the form \((x, r)\) with \( x \in R \). A **pseudoforest** is a collection of pseudotrees.
**Symmetric Squaring** : We first present a simplified squaring algorithm when the input graph is an instance of SGSLogCFL. Here the matrices $E$ and $\Upsilon$ are symmetric i.e., $E[a,b] = E[b,a]$ and $\Upsilon[(a,b),(c,d)] = \Upsilon[(c,d),(a,b)]$. Moreover, $\Upsilon[(a,b),(c,d)] = \Upsilon[(a,b),(d,c)] = \Upsilon[(b,a),(c,d)] = \Upsilon[(b,a),(d,c)]$. Due to this symmetry, the products $\otimes_3$, $\otimes_4$, $\otimes_6$ and $\otimes_7$ are equivalent. Corollary 8.0.6 follows from Theorem 7.2.1.

---

**SymmetricSquare($\langle \Upsilon, E \rangle$)**

$E = E \otimes_1 E$

$E = \Upsilon \otimes_2 E$

$\Upsilon = \Upsilon \otimes_3 E$

$\Upsilon = \Upsilon \otimes_5 \Upsilon$

return $\langle \Upsilon, E \rangle$

---

**Corollary 8.0.6.** Let $G$ be an instance of SGSLogCFL. $G^*$ can be computed using $O(\log n)$ repeated applications of $\text{SymmetricSquare}(G)$.

**8.1 An $O(\log^2 n)$ time parallel algorithm**

We will assume that there is one processor $P_i$ assigned to each vertex $i \in V$, one processor $P_{ij}$ assigned to each edge $(i,j) \in V^2$ and one processor $P_{ijkl}$ assigned to each gap edge $(i,j,k,l) \in V^4$. We use a vector $X_E$ of length $n$ to specify the $s$-components of $G$ as follows : if $V_c \subseteq V$ is any $s$-component, then for all $i \in V_c$, $X_E(i)$ equals the least element of $V_c$. We use an $n \times n$ matrix $X_\Upsilon$ to specify the $g$-components of $G$ as follows : if $W_c \subseteq V^2$ is any $g$-component, then for all $(i,j) \in W_c$, $X_\Upsilon(i,j)$ equals the lexicographically least element of $W_c$.

The algorithm **Connect** iteratively computes the vectors $X_E$ and $X_\Upsilon$ from the input $G = \langle \Upsilon, E \rangle$ and updates $\Upsilon^*$ and $E^*$. It is based on a hook and contract algorithm.
that works as follows: Initially each element from \( V \) is an \( s \)-component by itself. Their edge-lists correspond to the undirected edges of \( \mathcal{E} \). These components will eventually grow and become the corresponding \( s \)-components. Initially each element from \( V^2 \) is a \( g \)-component by itself. Their edge-lists correspond to the undirected edges of \( \Upsilon \). These components will eventually grow and become the corresponding \( g \)-components. The “components” at each stage of the algorithm are sets of “vertices” found so far to belong to the same (standard or gap) component of \( G \). Each component is equipped with a linked list of edges that connect it to other components. The algorithm repeats the following steps until there are no edges left:

1. Each component picks an edge pointing to a lexicographically minimum vertex from its edge-list leading to a neighboring component and hooks to it. If a component has an empty edge-list, it hooks to itself. The details of hooking are presented in \texttt{StandardHook} and \texttt{GapHook}. Note that both these hooking steps use the previously computed connectivity information from both \( \Upsilon^* \) and \( \mathcal{E}^* \). These hooking processes create clusters of components called pseudotrees. The \( s \)-components form pseudotrees on the vertex set \( V \) and \( g \)-components form pseudotrees on the vertex set \( V^2 \).

2. Each pseudotree is merged into a new component with one of its vertices as its representative. Each representative receives into its new edge-list all the edges contained in the edge-lists of its pseudotree. At this stage the matrices \( \mathcal{E}^* \) and \( \Upsilon^* \) are updated with “new” edges i.e., new connectivity information gathered from the hooking and contracting steps. Edges that are internal to the components are removed.

In the algorithm \texttt{Connect}, during the first iteration the edges connecting each vertex to neighboring vertices are examined (steps 6-11), and sets of vertices which are known to be connected are identified (steps 14-17). Each such set of vertices is
merged into a “supervertex”. These supervertices are specified by the vectors $X_E(i)$ and $X_T(i,j)$. For each $i$ in a supervertex, $X_E(i)$ equals the smallest-numbered vertex in the supervertex. For each $(i,j)$ in a supervertex, $X_T(i,j)$ equals the lexicographically first vertex in the supervertex. In succeeding iterations, the edges connecting each supervertex to neighboring supervertices are examined in steps 6-11, and sets of supervertices are merged in steps 14-17. The process continues until all the vertices in a (standard and gap) component have been merged into one gigantic supervertex.

 connects \( \mathcal{G} = (\Upsilon, \mathcal{E}) \)

1: \( \mathcal{E}^* \leftarrow \mathcal{E} \)
2: \( \Upsilon^* \leftarrow \Upsilon \)
3: for all \( i \) do \( X_E(i) = i \)
4: for all \( i \) do \( X_T(i,j) = (i,j) \)
5: for \( O(\log n) \) iterations do
6: for all \( i \) do \( TempE(i) \leftarrow \text{StandardHook}(i) \)
7: for all \( i \) do \( TempE(i) \leftarrow \min \{ TempE(j) \mid X_E(j) = i \text{ and } TempE(j) \neq i \} \)
8: if none then \( TempE(i) \leftarrow X_E(i) \)
9: for all \( i \) do \( TempT(i,j) \leftarrow \text{GapHook}(i,j) \)
10: for all \( i \) do \( TempT(i,j) \leftarrow \min \{ TempT(k,l) \mid X_T(k,l) = (i,j) \text{ and } TempT(k,l) \neq (i,j) \} \)
11: if none then \( TempT(i,j) \leftarrow X_T(i,j) \)
12: for all \( i \) do \( X_E(i) \leftarrow TempE(i) \)
13: for all \( (i,j) \) do \( X_T(i,j) \leftarrow TempT(i,j) \)
14: for \( O(\log n) \) iterations do
15: for all \( i \) do \( TempE(i) \leftarrow TempE(TempE(i)) \)
16: for all \( (i,j) \) do \( TempT(i,j) \leftarrow TempT(TempT(i,j)) \)
17: end for
18: for all \( i \) do \( X_E(i) \leftarrow \min \{ TempE(i), X_E(TempE(i)) \} \)
19: for all \( (i,j) \) do \( X_T(i,j) \leftarrow \min \{ TempT(i,j), X_T(TempT(i,j)) \} \)
20: for all \( i, j \) do if \( X_E(i) = X_E(j) \) then \( \mathcal{E}^*[i,j] \leftarrow 1 \).
21: for all \( i, j, k, l \) do if \( X_T(i,j) = X_T(k,l) \) then \( \Upsilon^*[i,(k,l),j] \leftarrow 1 \).
22: end for
23: return \( \mathcal{G}^* = (\Upsilon^*, \mathcal{E}^*) \)

**Theorem 8.1.1.** The algorithm Connect finds \( \mathcal{G}^* = (\Upsilon^*, \mathcal{E}^*) \) in parallel time \( O(\log^2 n) \)
StandardHook\((i)\)
1: \(S_1 \leftarrow \{X_E(j) \mid E^*[i,j] = 1 \text{ and } X_E(j) \neq X_E(i)\}\)
2: \(S_2 \leftarrow \{X_E(j) \mid \Upsilon*[i,(k,k),j] = 1 \text{ and } X_E(j) \neq X_E(i)\}\)
3: \(S = S_1 \cup S_2\)
4: if \(S = \emptyset\) then
5: \(\text{return } X_E(i)\)
6: else
7: \(\text{return } \min(S)\)
8: end if

GapHook\((i,j)\)
1: \(S_1 \leftarrow \{X_\Upsilon(k,l) \mid \Upsilon*[i,(k,l),j] = 1 \text{ and } X_\Upsilon(k,l) \neq X_E(i,j)\}\)
2: \(S_2 \leftarrow \{X_\Upsilon(k,j) \mid \Upsilon*[i,k] = 1 \text{ and } X_\Upsilon(k,j) \neq X_\Upsilon(i,j)\}\)
3: \(S = S_1 \cup S_2\)
4: if \(S = \emptyset\) then
5: \(\text{return } X_\Upsilon(i,j)\)
6: else
7: \(\text{return } \min(S)\)
8: end if

using \(n^4\) processors in the CREW PRAM model.

Proof. The following observations state that the hooking process creates pseudotrees on vertices from \(V\) and \(V^2\).

Observation : Let \(V_s \subseteq V\) denote an \(s\)-component of \(G\) such that \(|V_s| \geq 2\) and define the function \(C : V_s \to V_s\) by \(C(i) = \text{StandardHook}(i)\). The function \(C\) defines a directed graph \(G_s(C) = (V_s, F)\) where \(F = \{(i,C(i)) \mid i \in V_s\}\). Then \(G_s(C)\) is a collection of pseudotrees with circumference one, and the smallest-numbered vertex in each pseudotree is in the cycle of the pseudotree.

Observation : Let \(V_g \subseteq V^2\) denote a \(g\)-component of \(G\) such that \(|V_g| \geq 2\) and define the function \(C : V_g \to V_g\) by \(C(i,j) = \text{GapHook}(i,j)\). The function \(C\) defines a directed graph \(G_g(C) = (V_g, F)\) where \(F = \{((i,j),C(i,j)) \mid (i,j) \in V_g\}\). Then \(G_g(C)\) is a collection of pseudotrees with circumference one, and the lexicographically
smallest vertex in each pseudotree is in the cycle of the pseudotree.

The hooking processes (StandardHook and GapHook) and the contraction step are implemented to mimic the functionality of SymmetricSquare. Hence the correctness of the contraction step and the overall algorithm follows from Corollary 8.0.6.

**Time and Processor Bounds**: The main loop of the Connect program is executed $O(\log n)$ times. Within the loop, the iteration at step 14 is executed $O(\log n)$ times. Thus the algorithm requires $\Omega(\log^2 n)$ time. Steps 3, 12, 18 require $O(1)$ time using $\Omega(n)$ processors. Steps 4, 13, 19 require $O(1)$ time using $\Omega(n^2)$ processors. Steps 14-17 require $O(n \log n)$ time using $\Omega(n^2)$ processors. StandardHook and GapHook are essentially computing minimum of at most $O(n^2)$ integers (accessing both $E$ and $\Upsilon$) and hence can be programmed to execute in $O(\log n)$ time using $O(n^2)$ processors. Hence the total running time is $O(\log^2 n)$. The total number of processors used is $O(n^4)$.

Connect algorithm is a generalization of the parallel algorithm presented in [28]. We added two hooking procedures (one for growing $s$-components and one for growing $g$-components). Unlike [28] the new edges found after the contraction step are added in the matrices $\Upsilon^*$ and $E^*$ before starting the next hooking step.

The algorithms of [33] and [16] can similarly be generalized to compute $G^* = (\Upsilon^*, E^*)$ in parallel time $O(\log^{3/2} n)$ and $O(\log n \log \log n)$ respectively. The processor bounds in all these algorithms is polynomial in $n$. We now present an outline of the parallel algorithms of [33] and [16] and the necessary modifications to apply them to SGSLogCFL. We refer the reader to [33] and [16] for low-level implementation details of these algorithms.
8.2 An $O(\log^{3/2}n)$ time parallel algorithm

In the algorithm presented in the previous section, the size of the components formed after the hooking phase may vary a lot. A slow growing component may consist of as few as two vertices, whereas a fast growing component may have as many as $n$ vertices in an $s$-component and $n^2$ vertices in a $g$-component. In order to allow the biggest component to contract to a single vertex, the contraction (steps 14-17) requires $\Theta(\log n)$ time. The slow-growing component may only double its size in each iteration. Hence, the algorithm must iterate $\log n$ times so that slow-growing components can eventually grow to its full size. A crucial observation made by Johnson and Metaxas [33] is that the slow-growing components need little time to contract and fast-growing components require fewer iterations to grow to their full size.

Johnson and Metaxas [33] presented an algorithm in which components are “scheduled” to hook and contract according to their growth rate. Their algorithm schedules every component to grow by a factor of at least $2^{\sqrt{\log n}}$ in a phase of $O(\log n)$ time. Hence, $\sqrt{\log n}$ phases suffice to find all the connected components in the graph. This implies an overall running time of $O(\log^{3/2}n)$. Within each phase the slow growing components are scheduled to hook and contract in $o(\log n)$ time repeatedly until they catch up with the fast growing components, whereas the fast growing components are left idle once they have achieved the intended size. We refer the reader to [33] for low-level implementation details of their algorithm. We now explain the main contributions of Johnson and Metaxas [33] and discuss how to apply their techniques to SGSLogCFL. Since the matrices $\Upsilon$ and $\mathcal{E}$ are both symmetric matrices, the following techniques are applicable to SGSLogCFL with only minor changes to the Connect algorithm.

- In the algorithm of [28] the vertices hook to a lexicographically minimum vertex. Hence the cycles in the pseudotrees are always self-loops. In Johnson-Metaxas
algorithm vertices hook to the *first edge* in their edge-list. This creates pseudotrees of arbitrary circumference. These pseudotrees are to be contracted properly in the contraction phase. Johnson and Metaxas [33] introduced *cycle-reducing shortcutting* technique to solve this problem. This technique (i) contracts a pseudotree into a rooted tree in time logarithmic in its circumference, (ii) contracts a rooted tree into a rooted star in time logarithmic in the length of its longest path. We modify the **StandardHook** and **GapHook** to hook to the first edge in the edge list of the s-components and g-components respectively and apply the cycle-reducing shortcutting technique to the pseudotrees created by **StandardHook** and **GapHook** independently.

- There are potentially a large number of components that hook together in the hooking step. All these components are ready to give their edge-lists simultaneously to the new supercomponent’s edge-list. It is expensive to compute the set of edges of all these components especially when concurrent writing is not allowed. Johnson and Metaxas [33] introduced *edge-plugging scheme* which achieves this objective in constant time. This technique uses the adjacency list representation of the input graph and maintains two *twin* copies of each edge to efficiently put all the edges previously belonging to the edge-lists of each vertex (of a pseudotree) into the edge-list of the newly created supervertex. We apply this edge-plugging scheme to the pseudotrees created by **StandardHook** and **GapHook** independently.

- There may be a large number of edges *internal* to a component. These internal edges cannot be used to find a mate (to hook) in the subsequent steps. Removing all the internal edges before picking an edge is expensive. Johnson and Metaxas [33] introduced a *growth-control schedule*. Components grow in size in a uniform way that controls their minimum sizes as long as continued growth
is possible. The internal edges are identified and removed periodically to make the subsequent hooking steps more efficient. This growth control schedule is applied to both the $s$-components and $g$-components independently. We modify the Connect algorithm to run in $\sqrt{\log n}$ phases each running in $O(\log n)$ time. After each contraction step the newly found standard and gap edges are added in the matrices $E^*$ and $\Upsilon^*$ respectively.

### 8.3 An $O(\log n \log \log n)$ time parallel algorithm

The Chong Lam algorithm [16] is also based on a hook and contract approach. Unlike the previous algorithm their algorithm creates pseudotrees without cycles i.e., rooted pseudotrees. The hooking schemes of [28, 33] may create pseudotrees with few vertices but a large degree. The hooking scheme of [16] guarantees that any pseudotree with a large degree must also contain a large number of vertices. This is achieved as follows:

There is an ordering $<_d$ of the vertices such that $u <_d v$ iff the degree of $u$ is less than the degree of $v$ (or) the degrees are the same and $u$ is less than $v$ in their lexicographic ordering. Before every phase of the algorithm, every vertex is either active, inactive or done. All active and inactive vertices have nonzero degree, the done vertices have zero degree. The algorithm ensures that there are no multiedges between active vertices. The inactive vertices are always organized as a set of pseudotrees. In the beginning of the algorithm all vertices with nonzero degree are active, and the rest are done. The active vertices perform the following steps (in parallel). (i) if a vertex $v$ has a neighbor larger (according to $<_d$) than itself, then $v$ hooks to the largest such neighbor. (ii) if after the first step all neighbors of $v$ are hooked to it, then $v$ hooks to itself. Otherwise, if after the first step a neighbor $u$ of $v$ is hooked to a vertex different from $v$, then $v$ hooks to $u$.

The representative vertex (of a pseudotree) is the only vertex in the pseudotree
which is hooked to itself. In a contraction phase some of the pseudotrees are contracted to a representative vertex. A parameter is used to determine if a pseudotree is to be contracted. For every contracted pseudotree, its representative becomes a new active vertex and the rest of its vertices become done. The done vertices do not play any role for the rest of the algorithm. All multiedges between new active vertices are removed. The vertices of every uncontracted pseudotree become inactive.

The processing required by a hooking phase is performed (using pointer jumping) in parallel time $O(\log d)$, where $d$ is the degree of the active vertex. Checking the degree of a hooking tree during the contraction phase is done (using pointer jumping and a constant time edge-list plugging technique) in parallel time $O(\log c)$, where $c$ is the contraction parameter. The algorithm of Chong Lam (see Connect below) is a recursive algorithm. The size of the pseudotrees to be contracted varies with each recursive call. MaxHook and Contract are the hooking and contracting procedures explained above. Chong and Lam proved that a call to Connect($\lceil\log\log n\rceil$) contracts every connected component of the graph to a single vertex and all the other vertices are organized in a set of pseudotrees such that the root of the tree of a vertex $u$ is the vertex to which the connected component of $u$ is contracted.

---

**Connect**($k$)

MaxHook:

if $k > 0$ then

Connect($2^k$)

Connect($k - 1$)

Connect($k - 1$)

Contract($2^{k+1}$)
The modifications needed to generalize Chong Lam algorithm are very similar to those explained in Section 8.2. The hooking and contraction procedures are applied to the $s$-components and $g$-components separately. The new edges found after every contract operation are added to the matrices $\Upsilon^*$ and $\mathcal{E}^*$ and the new degrees of the vertices are recomputed.

As mentioned earlier the hooking procedure simulates the squaring procedure SymmetricSquare. To create the pseudotrees corresponding to $s$-components the hooking procedure accesses the gap matrix $\Upsilon$ also. Similarly to create the pseudotrees corresponding to $g$-components the hooking procedure accesses the standard matrix $\mathcal{E}$ also. This violates the exclusive read property of Chong Lam algorithm. We maintain two copies of $\mathcal{E}$ and $\Upsilon$ to implement the exclusive read property. We thus obtain an $O(\log n \log \log n)$ time EREW parallel algorithm computing $\mathcal{G}^* = (\Upsilon^*, \mathcal{E}^*)$. 
CHAPTER IX

SGSLOGCFL ⊆ DSPACE(\log N \ loglog N)

Trifonov’s algorithm [70] is based on the above mentioned Chong Lam algorithm. A sequential algorithm is first derived from Chong Lam algorithm with minor changes to the hooking process. Each “step” of this sequential algorithm naturally defines a configuration of the algorithm, corresponding to a snapshot of the algorithm. All the edges incident to a given vertex are ordered and the hooking process is simulated sequentially. The recursive algorithm \textbf{Connect} (mentioned in Section 8.3) is converted into an $O(\log^2 n)$ space algorithm, which instead of storing all of its current configuration recomputes it whenever required. To simulate the edge-list plugging technique and pointer jumping techniques Trifonov made use of exploration walks on trees defined by Koucky [38]. These walks allow efficient traversal of the pseudotrees. Since each vertex takes $\Theta(\log n)$ space and the vertices are stored locally at every level, this straightforward implementation takes an $O(\log^2 n)$ space.

To overcome this bottleneck all the functions are modified such that they never keep a vertex in their local variables. Instead of using vertices as arguments to functions, one current vertex is maintained in a global variable. All functions are implemented to return the required “information” about this vertex. The current vertex is an implicit argument to all functions. Only $\Theta(\log n)$ space is used to store the index of a bit of this current vertex. The concept of current vertex eliminates the need to store a vertex in a local variable. The introduction of one global current vertex and always returning information about this vertex is the main crucial idea behind Trifonov’s algorithm. For more details of the algorithm and its pseudo-code see [70].
Trifonov’s algorithm finds the transitive closure of a given symmetric 0-1 matrix. An instance of \textbf{SGSLogCFL} consists of two symmetric 0-1 matrices, \( E \) and \( \Upsilon \). We implement two sequential algorithms similar to Trifonov’s algorithm, one each for \( E \) and \( \Upsilon \). The algorithm running on the standard matrix is the \textit{main} algorithm. It simulates the hooking and contracting steps of Chong Lam algorithm outlined in the previous section. The hooking process needs access to the gap matrix \( \Upsilon \) also. Whenever a “new” gap edge is required, the required entries of the gap matrix \( \Upsilon \) are recomputed using the hooking and contracting functions acting on \( \Upsilon \). Thus the exploration walks and the manipulation of the \textit{current standard} and \textit{current gap} vertices are performed on both the \( s \)-components and \( g \)-components. At the end of all recursive calls the \textit{main} function determines whether there is a \textit{realizable path with symmetric gap} (recall the definition from Section 2.6) between two given vertices \( s \) and \( t \).

\textbf{Theorem 9.0.1.} Let \( \mathcal{G} = \langle \Upsilon, E \rangle \) be an instance of \textbf{SGUSTREAL(poly)}. \( \mathcal{G}^* = \langle \Upsilon^*, E^* \rangle \) can be computed deterministically in \( O(\log n \log \log n) \) space i.e., \textbf{SGSLogCFL} \( \subseteq \text{DSPACE}(\log n \log \log n) \).

\textbf{Corollary 9.0.2.} \textbf{Balanced ST-Connectivity} \( \in \text{DSPACE}(\log n \log \log n) \).
CHAPTER X

NEW RESEARCH DIRECTIONS

Several interesting new research directions arise from our work:

1. Balanced ST-Connectivity and Positive Balanced ST-Connectivity are natural graph connectivity problems lying between L and NL. Studying their space complexity is an interesting research direction towards improving the space complexity of STCONN. In particular, it would be interesting to improve Theorem 9.0.1. Is SGSLogCFL ∈ L? Less ambitiously, is SGSLogCFL ∈ SC^2? See Section 1.2 for detailed discussion.

2. An alternate proof of Theorem 9.0.1 using the techniques of [56, 53] or [60] seems to be a challenging task.

3. We studied SGUSTREAL purely as a graph connectivity problem. Is there a machine (or circuit) characterization of SGSLogCFL? What is the relationship between (i) SGSLogCFL and NL? (ii) SGSLogCFL and LogDCFL? (iii) SGSLogCFL and DET\(^1\)?

4. We know that DSTREAL = USTREAL = STREAL = P. We proved that SGUSTREAL(poly) ∈ DSPACE(lognloglogn). What is the complexity of SGUSTREAL? Is it P-complete?

5. In Chapter 6 we proved that 1SGUSTREAL = 1SGUSTREAL(poly). Is 1USTREAL = 1USTREAL(poly)? Is 1STREAL = 1STREAL(poly)?

\(^1\)DET is the class of problems NC\(^1\) Turing reducible to the determinant [19].
6. Allender and Lange [6] proved that $\text{SLogCFL} = \text{LogCFL}$. Is $\text{1SLogCFL} = \text{1LogCFL}$? i.e., is Positive Balanced ST-Connectivity NL-complete?

7. Cook proved that $\text{LogDCFL} \subseteq \text{SC}^2$ [18]. This is the best known upper bound for $\text{LogDCFL}$ for the last three decades. As noted earlier, DSTREAL(poly) is $\text{LogDCFL}$-complete. Can our techniques be applied to DSTREAL(poly) to simulate $\text{LogDCFL}$ using $o(\log^2 n)$ space?

8. $\text{SLogCFL}$ vs $\text{LogDCFL}$: In the logspace setting we have $L = \text{SL} \subseteq \text{NL}$. In the LogCFL setting, we have $\text{LogDCFL} \subseteq \text{SLogCFL} = \text{LogCFL}$ (see Theorem 3.0.4). By definition, we have $\text{NL} \subseteq \text{LogCFL}$. It is known that $\text{LogDCFL} \subseteq \text{SC}^2$ [18]. This motivates the study of the relationship between $\text{LogDCFL}$ and $\text{SLogCFL}$. It would be interesting to understand what concepts are required to generalize the techniques of [56, 53] to prove $\text{LogDCFL} = \text{SLogCFL}$. This would imply $\text{NL} \subseteq \text{SC}^2$, i.e., $\text{STCONN}$ can be solved by a deterministic algorithm in polynomial time and $O(\log^2 n)$ space.

9. $\text{SLogCFL}$ vs $\text{RLogCFL}$: We have $\text{LogDCFL} \subseteq \text{SLogCFL} = \text{LogCFL}$ and $\text{LogDCFL} \subseteq \text{RLogCFL} \subseteq \text{LogCFL}$ implying $\text{RLogCFL} \subseteq \text{SLogCFL}$. In the logspace setting, prior to Reingold’s work, Aleliunas et. al. [3] proved that $\text{SL} \subseteq \text{RL}$, using random walks. It would be interesting to generalize their techniques to prove $\text{SLogCFL} \subseteq \text{RLogCFL}$. Since $\text{BPLogCFL} \subseteq \text{SC}^2$ [73], a proof of $\text{SLogCFL} \subseteq \text{RLogCFL}$ would imply $\text{NL} \subseteq \text{SC}^2$. For more details see Section 1.2.
APPENDIX A

SYMMETRIC AUXPDA’S

An auxiliary pushdown automaton (AuxPDA) is a multi-tape Turing machine with a two-way read-only input tape, a pushdown tape, and one or more work tapes. The pushdown alphabet has a distinguished symbol (say $\$) which is initially pushed on the pushdown tape. The machine is designed so that the pushdown head never shifts left of $\$ or changes $\$. Further, the pushdown head can never shift left when scanning any tape symbol unless it first erases (i.e., pops) that symbol, and it can never shift right from a square unless it first prints (i.e., pushes) a nonblank symbol on that square. Space on an AuxPDA is the space used on the work tapes without counting the space on the pushdown tape. Formally, an AuxPDA is an 8-tuple $M = (Q, \Sigma, \Sigma_0, \Sigma_\alpha, l, \Delta, s, F)$, where $Q$ is a finite set of states, $\Sigma$ is a finite tape alphabet, $\Sigma_0 \subseteq \Sigma$ is the input alphabet, $\Sigma_\alpha \subseteq \Sigma$ is the pushdown alphabet, $l$ is the number of tapes, $s \in Q$ is the initial state, $F \subseteq Q$ is the set of final states and $\Delta$ is a finite set of transitions.

We first define the transition of an AuxPDA that enable the AuxPDA to “peek” one square right or left on the input and work tapes and one square below the top symbol of the pushdown tape while changing its configuration. A transition is of the form $(p, S, t_1, \ldots, t_l, q)$, where $p$ and $q$ are states, $S$ is a stack triple, $l$ is the number of tapes, and $t_1, \ldots, t_l$ are tape triples. A stack triple is either of the form (i) $(\alpha_a \alpha_b, P, \alpha_c \alpha_d)$, where $\alpha_a, \alpha_b, \alpha_c, \alpha_d \in \Sigma_\alpha$ and $P$ is $+1$ or $-1$; or is of the form (ii) $(\alpha_a, 0, \alpha_b)$, where $\alpha_a, \alpha_b \in \Sigma_\alpha$. A tape triple is either of the form (i) $(ab, D, cd)$, where $a, b, c, d \in \Sigma$ and $D$ is $+1$ or $-1$; or is of the form (ii) $(a, 0, b)$, where $a, b \in \Sigma$.

A transition of the form $(p, S, t_1, \ldots, t_l, q)$ signifies that $M$ moves from state $p$
to state \( q \) according to the stack and tape triples. The tape triple \( t_i = (ab, +1, cd) \) signifies that when \( M \) is scanning symbol \( a \) on tape \( t_i \), and with the square just to the right of the scanned square containing symbol \( b \), \( M \) may rewrite these two squares to contain symbols \( c \) and \( d \), respectively, move its tape head one square to the right. Similarly, a transition \( (ab, -1, cd) \) signifies a potential left movement of the tape head, except that now the scanned symbol must be \( b \) and the one to its left \( a \) and these are rewritten as \( d \) and \( c \), respectively. The tape triple \( (a, 0, b) \) signifies that \( M \) replaces the symbol \( a \) with \( b \) without moving its head position. The stack triple is defined analogously with \( P = +1 \) (resp. \( P = -1 \)) corresponding to a push (resp. pop) operation on the pushdown tape.

The **surface configuration** (introduced by Cook [17]) of an AuxPDA on an input \( w \) consists of the state, contents and head positions of the work tapes, the head position of the input tape and the topmost symbol of the stack. Note that for a space \( S(n) \)-bounded AuxPDA, its surface configurations take only \( O(S(n)) \) space. In the rest of this section, we will refer to surface configurations as configurations. Let \( C(M) \) denote the set of all configurations of \( M \). For an input \( w \), and \( C_1, C_2 \in C(M) \) we write \( C_1 \vdash_M C_2 \) to denote that \( C_1 \) “yields” \( C_2 \). A **computation** by \( M \) is a sequence \( C_0 \vdash_M C_1 \vdash_M \ldots \vdash_M C_n \), where \( n \geq 0 \) and \( C_0, \ldots, C_n \in C(M) \). The reflexive, transitive closure of \( \vdash_M \) is denoted by \( \vdash_M^* \) and the transitive closure is denoted by \( \vdash_M^+ \). An AuxPDA \( M \) is nondeterministic (resp. deterministic) if \( \vdash_M \) is multi-valued (resp. single-valued).

Since the tape triples and stack triples of \( M \) enable it to peek into only a constant number of symbols, \( M \) can be simulated by a standard AuxPDA extending the notion of big-headed Turing machines [27]. The “peeking” version of \( M \) enables us to define symmetric computation. Each transition \( \delta = (p, \mathcal{S}, t_1, \ldots, t_i, q) \) has an inverse \( \delta^{-1} = (q, \mathcal{S}^{-1}, t_i^{-1}, \ldots, t_1^{-1}, p) \) where if \( \mathcal{S} = (\alpha, P, \beta) \) then \( \mathcal{S}^{-1} = (\beta, -P, \alpha) \) and for \( i = 1, \ldots, k \) if \( t_i = (a, D, b) \) then \( t_i^{-1} = (b, -D, a) \).
The inverse of an AuxPDA $M = (Q, \Sigma, \Sigma_0, \Sigma_\alpha, l, \Delta, s, F)$ is $M^{-1} = (Q, \Sigma, \Sigma_0, \Sigma_\alpha, l, \Delta^{-1}, s, F)$, where $\Delta^{-1} = \{ \delta^{-1} : \delta \in \Delta \}$. An AuxPDA is symmetric if it is its own inverse i.e., if $\delta^{-1} \in \Delta$ whenever $\delta \in \Delta$. The symmetric closure of an AuxPDA $M = (Q, \Sigma, \Sigma_0, \Sigma_\alpha, l, \Delta, s, F)$ is $\overline{M} = (Q, \Sigma, \Sigma_0, \Sigma_\alpha, l, \Delta \cup \Delta^{-1}, s, F)$. Note that the symmetric closure of an AuxPDA is symmetric and a symmetric AuxPDA is its own symmetric closure. We now define the complexity class $\text{SLogCFL}$.

$\text{SLogCFL}$ is the class of languages accepted by log space bounded and polynomial time bounded symmetric AuxPDA.

Let $#$ be a new special symbol in the tape alphabet that does not belong to input alphabet. For an AuxPDA $M$, $M^#$ is its normal form such that (1) $M$ and $M^#$ accept the same language in the same space bound, and have the same number of tapes; (2) $M^#$ has no transitions into its initial state or out of any final state; (3) for any configurations $C_1, C_2 \in C(M^#)$ if $C_1 \vdash_{M^#} C_2$ then $|C_1| \leq |C_2|$, where $|C|$ represents the space of $C$. $M^#$ is constructed from $M$ by adding a new initial state and transitions from it to the old initial state; eliminating any transitions out of final states; and introducing a new pseudoblank symbol which $M^#$ writes instead of writing (or rewriting) a blank on a worktape, and which $M^#$ treats as indistinguishable from a blank when seen on a worktape. $\overline{M^#}$ is the symmetric closure of $M^#$.

The following lemma is proved by Lewis and Papadimitriou [42] in the context of symmetric Turing machines. By our definition of symmetric AuxPDA’s, its proof follows by treating the “configurations” of a symmetric Turing machine as the “surface configurations” of a symmetric AuxPDA and augmenting the transitions with stack triples. We skip its proof since it is essentially the proof of [42].

**Lemma A.0.3.** Let $M = (Q, \Sigma, \Sigma_0, \Sigma_\alpha, l, \Delta, s, F)$ be any AuxPDA, and let $A \subseteq C(M)$. Suppose that
(a) for any $A_1, A_2 \in \mathcal{A}$, if $A_1 \vdash_{\mathcal{M}}^{\mathcal{A}} A_2$ then $A_2 \vdash_{\mathcal{M}}^{\mathcal{A}} A_1$

(b) for any $A \in \mathcal{A} \cup \mathcal{I}(\mathcal{M})$, and $B \notin \mathcal{A}$ and any $C_1, C_2, C_3$, if $A \vdash_{\mathcal{M}}^{\mathcal{A}} C_1 \vdash_{\mathcal{M}}^{\mathcal{A}} C_2 \vdash_{\mathcal{M}} B \vdash_{\mathcal{M}} C_3$, then $C_2 = C_3$

(c) for any $A_1 \in \mathcal{A} \cup \mathcal{I}(\mathcal{M})$, any $A_2 \in \mathcal{A}$, and any $B$, if $A_1 \vdash_{\mathcal{M}}^{\mathcal{A}} B \vdash_{\mathcal{M}}^{\mathcal{A}} A_2$ then $A_1 = A_2$.

Then $\overline{\mathcal{M}^\#}$ accepts the same language as $\mathcal{M}$ in the same space as $\mathcal{M}$.

**Theorem A.0.4.** $\text{LogDCFL} \subseteq \text{SLogCFL} \subseteq \text{LogCFL}$.

**Proof.** Let $\mathcal{M}$ be a deterministic logspace bounded AuxPDA accepting a language $L \in \text{LogDCFL}$. Then $\mathcal{M}$ satisfies the hypothesis of Lemma A.0.3, with $\mathcal{A} = \emptyset$. $\mathcal{M}$ satisfies the hypothesis (a) and (c) trivially. Since $\mathcal{M}$ is deterministic it satisfies the hypothesis (b). Hence $\overline{\mathcal{M}^\#}$ accepts $L$. Hence, $\text{LogDCFL} \subseteq \text{SLogCFL}$. The second inclusion is trivial, since nondeterminism is more general than symmetry. 

It is routine to check that the AuxPDA thus constructed, satisfies the properties of Lemma A.0.3 and the following theorem is immediate.

**Theorem A.0.5.** $\text{USTREAL(poly)}$ is $\text{SLogCFL}$-complete.
REFERENCES


space algorithm for $(s, t)$ connectivity in undirected graphs,” J. ACM, vol. 47,

put., vol. 6, no. 4, pp. 733–744, 1977.


in derandomizing probabilistic logspace,” Theory Comput. Syst., vol. 39, no. 1,

of undirected connectivity and minimum spanning trees,” in SODA, pp. 225–234,
1999.

[16] Chong, K. W. and Lam, T. W., “Finding connected components in
$O(\log n \log \log n)$ time on the erew pram,” J. Algorithms, vol. 18, no. 3, pp. 378–

[17] Cook, S. A., “Characterizations of pushdown machines in terms of time-

[18] Cook, S. A., “Deterministic CFL’s are accepted simultaneously in polynomial


[31] Immerman, N., “Nondeterministic space is closed under complementation,” 


