BENCHMARKING AND CHEMICAL DOPING TECHNIQUES FOR
NANOSCALE GRAPHENE INTERCONNECTS

A Thesis
Presented to
The Academic Faculty

by

Kevin A. Brenner

In Partial Fulfillment
of the Requirements for the Degree
Doctor of Philosophy in the
School of Electrical and Computer Engineering

Georgia Institute of Technology
May 2013
BENCHMARKING AND CHEMICAL DOPING TECHNIQUES FOR
NANOSCALE GRAPHENE INTERCONNECTS

Approved by:

Dr. James D. Meindl, Advisor  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Dr. Hua Wang  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Dr. Jeff Davis  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Dr. Hamid Garmestani  
School of Material Science and Engineering  
*Georgia Institute of Technology*

Dr. Muhannad Bakir  
School of Electrical and Computer Engineering  
*Georgia Institute of Technology*

Date Approved: March 05, 2013
To my parents,

Jeff and Lori Brenner,

And the belief that every generation should have it better than the one before.
ACKNOWLEDGEMENTS

This thesis has stemmed from the support of family, long hours with colleagues, and good times with friends. It is a certainty that without their support, this work would have never been possible. I would like to extend my warmest thanks to all who contributed, and the following specific people:

- **Professor James D. Meindl**: An advisor such as you was both a privilege and a rarity. One thing that I have come to value is individuals who have broken the mold of a “PhD,” provide a vision of what is possible, and ultimately become type person that I can admire. Dr. Meindl, you were all three. In regards to my research, you were an incredible force. In regards to where I go from here, you will always be the type of person that I strive to be. Thank you for all that you have done.

- **My Parents and Family**: Jeff, Lori (Splore), and Madison, your support has been the single greatest contributor to this work – thank you for everything you have done. Greg, thank you for always reminding me to have fun. Kim, Erik, Nikki, and Alli, thank you for all of your love and support. Lynn, thank you for always joining us on our getaways. Dave, thank you for always providing a push.

- **My Committee**: Dr. Jeff Davis, Dr. Muhannad Bakir, Dr. Hua Wang, and Dr. Hamid Garmestani, thank you for your time and support in the crafting of this work.

- **My Colleagues**: TJ Beck, Sarah Bryan, Ian Yang, and Rama Ravindran, thank you for all the long hours together that made this work possible. Every single contribution made here has had your hand in it – what a ride!
• **My Friend:** Romeil Sandhu, very few people have been a force in both the “good times with friends” and the “long hours with colleagues” that have made this work possible – you are one of them. Thank you for all the good memories and in crafting our own vision of how to move forward. You’ve seen it all buddy, and one couldn’t ask for more in a friend or a colleague.

• **My Friend:** Wesley Roy, thank you for all the good times we have had together over the years, especially in Auburn, and all those that are still to come. I will always remember the fun we had.

• **Tina Moseley:** Thank you for helping me to work through all the hurdles that it took to get to this point. My understanding is that obtaining a PhD is never meant to be a smooth process, but with your help, the bumps we hit long the way were hardly noticeable.

• **Eli Gomez:** Thank you for all the support.

• **My Crew:** Xavier LeFaucher, Shawn Lankton, and Romeil Sandhu, you guys are the best. There are far too many great memories to mention here – Vegas, Marlow’s, nights on the town – but I will always think back on them. Let’s make sure to keep them coming.

• **The Cleanroom Staff:** Gary Spinner, Devin Brown, Charlie Suh, Vinhy Nguyen, and Erik Woods, thank you for all the support on the fabrication and processing that made this thesis possible.
## TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACKNOWLEDGEMENTS</td>
<td>iv</td>
</tr>
<tr>
<td>LIST OF TABLES</td>
<td>viii</td>
</tr>
<tr>
<td>LIST OF FIGURES</td>
<td>ix</td>
</tr>
<tr>
<td>LIST OF SYMBOLS AND ABBREVIATIONS</td>
<td>xv</td>
</tr>
<tr>
<td>SUMMARY</td>
<td>xix</td>
</tr>
<tr>
<td>CHAPTER</td>
<td></td>
</tr>
<tr>
<td>I INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Contributions and Organization of this Thesis</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Justification of the Research</td>
<td>4</td>
</tr>
<tr>
<td>1.3 Literature Review for Graphene</td>
<td>7</td>
</tr>
<tr>
<td>II BENCHMARKING OF INTRINSIC GNRS</td>
<td>18</td>
</tr>
<tr>
<td>2.1 Motivation for the Chapter</td>
<td>18</td>
</tr>
<tr>
<td>2.2 Experimental Procedure</td>
<td>19</td>
</tr>
<tr>
<td>2.2 Extraction of Resistivity for GNR Sets</td>
<td>22</td>
</tr>
<tr>
<td>2.2 Demonstration of Comparable Resistivity to Cu</td>
<td>24</td>
</tr>
<tr>
<td>III BASAL PLANE DOPING</td>
<td>29</td>
</tr>
<tr>
<td>3.1 Motivation for the Chapter</td>
<td>29</td>
</tr>
<tr>
<td>3.2 Experimental Procedure</td>
<td>30</td>
</tr>
<tr>
<td>3.3 Demonstration of Tunable/Complimentary Basal Doping via E-Beam</td>
<td>31</td>
</tr>
<tr>
<td>3.4 Demonstration of Tunable/Complimentary Basal Doping via Plasma</td>
<td>34</td>
</tr>
<tr>
<td>3.5 Demonstration of the First Chemically Doped P-N Junction</td>
<td>35</td>
</tr>
<tr>
<td>3.6 Investigation of P-N Junction Interconnect Waveguides</td>
<td>38</td>
</tr>
<tr>
<td>Chapter</td>
<td>Title</td>
</tr>
<tr>
<td>---------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>IV</td>
<td>COMPARISON OF BASAL AND DEFECT DOPING</td>
</tr>
<tr>
<td></td>
<td>4.1 Motivation for the Chapter</td>
</tr>
<tr>
<td></td>
<td>4.2 Experimental Procedure</td>
</tr>
<tr>
<td></td>
<td>4.3 Explanation of Basal and Defect Doping Techniques</td>
</tr>
<tr>
<td></td>
<td>4.4 Observation of Scaling Trend for Edge Defect Passivation</td>
</tr>
<tr>
<td></td>
<td>4.5 Extraction of Doping Efficiencies per Basal and Edge C-Atom</td>
</tr>
<tr>
<td>V</td>
<td>DEMONSTRATION OF EDGE-DEFECT DOPING</td>
</tr>
<tr>
<td></td>
<td>5.1 Motivation for the Chapter</td>
</tr>
<tr>
<td></td>
<td>5.2 Experimental Procedure</td>
</tr>
<tr>
<td></td>
<td>5.3 Scaling of Edge Doped Interconnects</td>
</tr>
<tr>
<td></td>
<td>5.4 Identification of Techniques for In Situ Edge Doping</td>
</tr>
<tr>
<td></td>
<td>5.5 Extrapolation and Modeling of Edge Doping</td>
</tr>
<tr>
<td>VI</td>
<td>PERIPHERAL APPLICATION IN NON-VOLATILE MEMORY</td>
</tr>
<tr>
<td></td>
<td>6.1 Motivation for the Chapter</td>
</tr>
<tr>
<td></td>
<td>6.2 Experimental Procedure</td>
</tr>
<tr>
<td></td>
<td>6.3 Demonstration of Room-Temperature Hysteresis</td>
</tr>
<tr>
<td></td>
<td>6.4 Explanation of the Hysteresis Mechanism</td>
</tr>
<tr>
<td>VII</td>
<td>CONCLUDING REMARKS AND FUTURE RESEARCH</td>
</tr>
<tr>
<td></td>
<td>References</td>
</tr>
</tbody>
</table>
LIST OF TABLES

| Table 1 | Summary of our approach to the chemical doping GNR interconnects | 87 |
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Sources of increasing electrical resistivity of Cu as the interconnect linewidth is scaled below 50 nm. The influence of grain boundary and side wall scattering are illustrated.</td>
<td>5</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Illustration of the contrast between an atomically smooth interconnect edge and LER. LER is indicated by the dark outline and limits the mobility of graphene nanoribbon interconnects. The flow of carriers is indicated with an arrow.</td>
<td>7</td>
</tr>
<tr>
<td>Figure 3</td>
<td>Linear E-k dispersion in graphene at the six corners of the Brillouin Zone. This dispersion gives rise to many of the desirable electrical properties of graphene.</td>
<td>10</td>
</tr>
<tr>
<td>Figure 4</td>
<td>Gated electrical testing of a graphene device. The devices in this thesis are exfoliated onto 300 nm of SiO$<em>2$, which functions as a gate dielectric. As the gate voltage is modulated, the Fermi level is swept through the DOS in the graphene and a minimum conductivity point is clearly visible at V$</em>{\text{min}}$.</td>
<td>12</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Optical image of a monolayer of exfoliated graphene amongst a graphitic debris field on 300 SiO$_2$. The lighter region indicates monolayer graphene with darker few-layer graphene to the right.</td>
<td>19</td>
</tr>
<tr>
<td>Figure 6</td>
<td>Raman spectrum of monolayer exfoliated graphene. No D-peak is observable at 1,350 cm$^{-1}$, indicating a pristine basal plane.</td>
<td>20</td>
</tr>
<tr>
<td>Figure 7</td>
<td>Optical image of the four-point contact metallization, post-development, that is patterned using EBL.</td>
<td>20</td>
</tr>
<tr>
<td>Figure 8</td>
<td>SEM image of the four-point contact metallization fingers atop a flake of exfoliated graphene.</td>
<td>21</td>
</tr>
<tr>
<td>Figure 9</td>
<td>Set of ten GNRs in parallel fabricated between the four-point contact metallization. The interconnects are still coated by the...</td>
<td></td>
</tr>
</tbody>
</table>
HSQ etch mask.

Figure 10  Setup for the four-point electrical testing that is performed on all graphene devices in this thesis. An excitation current (nA) is injected through the outer fingers and the voltage bias of the graphene channel is read across the inner fingers. This technique removes contact resistance from our measurements.

Figure 11  Resistivity of our GNR sets in comparison to previous works. We demonstrate one of the largest experimental collections and some of the lowest resistivities yet shown.

Figure 12  Demonstration of comparable resistivity between sub-50 nm GNRs and 1:1 aspect ratio Cu interconnects. The lowest and highest resistivity from each GNR set is extracted using a burnout technique.

Figure 13  Demonstration of p-type and n-type doping via coating the graphene basal plane with a film of HSQ. (a) Three pristine devices show low intrinsic doping prior to coating. (b) Devices are coated with HSQ, baked, and developed. A strong n-type doping is observed. (c) Devices are coated with HSQ that is heavily cross-linked via e-beam irradiation. A strong p-type doping is observed.

Figure 14  SEM image showing a graphene device coated with a 20 μm diameter film of HSQ. The film is patterned using EBL.

Figure 15  Demonstration of tunable complimentary doping of graphene via HSQ films on the basal plane. The cross-linking in the HSQ is controlled through the incident irradiation delivered by the EBL. At low cross-linking (low dose), a strong n-type doping is observed. As the cross-linking is increased (higher dose) a smooth transition to strong p-type doping is observed. Error bars indicate doping levels beyond the gate bias of ±100 V.

Figure 16  Demonstration of tunable complimentary improvements in conductance via plasma-induced cross-linking of HSQ films on graphene. Controlling the exposure time to the plasma, the carrier density is tuned from strong n-type to strong p-type,
while preserving the mobility in the graphene.

Figure 17 Structural and chemical changes to the HSQ film during cross-linking. (a) The cage-like network of HSQ with H (tan), O (blue), and Si (black) atoms. (b) Out-gassing of the H with moderate cross-linking. (c) Complete removal of H and collapsing to a dense network-like structure after advanced cross-linking.

Figure 18 Demonstration of the first chemically doped p-n junction in graphene. (a) An SEM of the p-n junction. Two metallization fingers span a region of bare (p-type) graphene and HSQ-coated (n-type) graphene. (c) Gated electrical testing of the device reveals two distinct minimum conductivity points to the left and right of zero gate bias, confirming the formation of a true p-n junction.

Figure 19 Experimental investigation of waveguided interconnects based on p-n junctions in graphene. The interconnect paths (solid arrow) are electrically decoupled (dotted arrow) through the formation of p-n junctions. The p-n junctions are indicated by the lighter stripes of HSQ. Two architectures are presented with a (a) A single p-n junction and (b) with multiple p-n junctions.

Figure 20 Gated electrical testing of the preliminary waveguided interconnects based on p-n junctions. The interconnect path (blue curve) shows a higher drain current with a single minimum conductivity point. The decoupled path (red arrows) shows an order of magnitude reduction in the drain current, and signs of p-n junction formation via the two local minimum conductivity points.

Figure 21 Illustration of NNG and PNG sheets. (a) An NNG sheet has an n-type basal plane from physisorption of molecular hydrogen (H₂) and an n-type edge from sp² passivation with H. (b) A PNG sheet has an n-type basal plane from physisorption of H₂ and a p-type edge from passivation with O. The O along the edge is provided by a cross-linked film of HSQ along the edge region.
Figure 22  Raman spectrum on the basal plane and edge of graphene sheets. (a) The Raman spectrum verifies monolayer graphene with a defect free basal plane. The edge region displays a D-peak at 1,350 cm\(^{-1}\) indicating defect passivation. (b) Mapping of the positions where the Raman spectrum are taken. A thin film of HSQ is seen along the edge of the PNG sheet.

Figure 23  Gated electrical testing of an NNG and PNG sheet. (a) The NNG sheet exhibits a strong n-type doping resulting in a shift of V\(_{\text{min}}\) by -35V from its pristine value. (b) The PNG sheet exhibits a suppressed n-type doping resulting in a shift of V\(_{\text{min}}\) by only -8V from its pristine value. The suppressed doping for the PNG sheet is attributed to the p-type doping from the edge.

Figure 24  SEM image of a PNG sheet. An HSQ strip with 200 nm overlap is clearly visible along the sheet edge. The HSQ is used to transition the edge doping to p-type doping.

Figure 25  Demonstration of NNG and PPG functionality on the same graphene sheet. (a) Gated electrical testing reveals low intrinsic doping in the pristine sheet. Upon converting the sheet to NNG, a negative shift of V\(_{\text{min}}\) by -25 V is observed, indicating n-type doping. Upon converting the NNG sheet to a PNG sheet, a positive shift of V\(_{\text{min}}\) by 13 V is observed, indicating p-type doping from the edge. (b) SEM image of the NNG sheet. (c) SEM image of the same sheet after being transitioned to PNG.

Figure 26  Initial observation of the scaling trend associated with edge doping. The ask-cleaved graphene flakes have an intrinsic n-type edge doping (due to H-passivation from the ambient environment) and a p-type basal plane (from physisorption and process residue). As the width of the graphene flake is decreased, a transition from p-type devices to increasingly stronger n-type devices is observed as the edge begins to dominate the carrier density.

Figure 27  Extraction of the carriers donated per C-atom in the graphene lattice for vacancy defect passivation and physisorption. Based on the experimentally observed shift of V\(_{\text{min}}\) for multiple NNG and PNG sheets, a curve representing all pairs of \(\chi_E\) and \(\chi_B\) that could produce the observed doping level in the sheet are
plotted. NNG sheets are plotted for the experimentally observed shifts from -40 to -28 V, with the mean falling at -34 V. PNG sheets are plotted for experimentally observed shifts from -15 to -3 V, with the mean falling at -9 V. The intersection of the NNG and PNG curves, outlined in bold, represents the possible values for $\chi$. The true values for $\chi_E$ and $\chi_B$ are taken as the intersection of the mean curves, marked with a dot. It is found that charge donation for physisorption atop a basal atom is on the order of $5.5 \times 10^{-4}$ carriers per C-atom and 0.85 carriers per C-atom for edge atoms. This indicates that edge atoms, or C-atoms residing adjacent to vacancy defects, are over three orders of magnitude more efficient than basal plane atoms as a route towards chemical doping.

Figure 28  Gated electrical testing of two graphene sheets exfoliated in a nitrogen-rich environment. Having the dopant specie present as the interconnect is freshly cleaved results in efficient passivation of the edge. (a) Testing of the two devices reveals two different levels of n-type doping. (b) SEM imaging reveals that the narrower of the two sheets exhibits a larger n-type doping.

Figure 29  Raman spectroscopy of a graphene sheet exfoliated in a $N_2$ glovebox reveals a pristine basal plane. No D-peak is observed, indicating a basal plane free of defects.

Figure 30  Experimental verification of the scaling trend associated with edge doped interconnects. (a) Gated electrical testing of multiple interconnects with varying linewidth. (b) A plot of the carrier density of these devices versus the interconnect width reveals increasing n-type doping with scaled dimensions. Positive values of the carrier density represent n-type carriers.

Figure 31  Modeling of the scaling trend for the carrier density in efficiently edge doped GNRs.

Figure 32  Resistivity scaling of intrinsic and edge doped GNRs based on simplified graphene models. The onset of LER-limited mobility is applied at linewidth below 50 nm. Edge doped GNRs show orders of magnitude lower resistivity than intrinsic GNRs, while outperforming Cu for a narrow window of linewidth.
**Figure 33** Demonstration of a non-volatile graphene memory device. (a) Gated electrical testing of a pristine graphene sheet atop an SiO₂ dielectric reveals no hysteresis. Pulsed-gate testing is used to remove charge trapping in adsorbates. (b) An overlying screening dielectric is applied and a room-temperature hysteresis of nearly one order of magnitude is observed.

**Figure 34** Explanation of the mechanism of hysteresis. (1) At large positive values of the gate voltage, electrons are emitted from the graphene channel and embed at shallow depths in the underlying gate dielectric. (2) These embedded electrons disrupt the dielectric screening process, and function as charged impurities working to lower the conductivity. (3) At large negative values of the gate voltage, the electrons are released from the oxide. (4) Once the electrons are released, a return to the high conductance state is observed.
LIST OF SYMBOLS AND ABBREVIATIONS

2D Two-Dimensional
2DEG Two-Dimensional Electron Gas
3D Three-Dimensional
\( \chi_B \) Charge Donation Efficiency for Basal C-Atoms
\( \chi_E \) Charge Donation Efficiency for Edge C-Atoms
\( e \) Elementary Charge
\( h \) Planck Constant
\( K \) Dielectric Constant
\( k_F \) Fermi Wave Vector
\( \lambda \) Thomas-Fermi Screening Length
\( \mu \) Carrier Mobility
\( n \) Carrier Density
\( n_B \) Carrier Density from Basal C-Atoms
\( n_E \) Carrier Density from Edge C-Atoms
\( n_i \) Impurity Density
\( n_{\text{sheet}} \) Carrier Density from Basal and Edge C-Atoms
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \rho )</td>
<td>Electrical Resistivity</td>
</tr>
<tr>
<td>( \rho_{3D} )</td>
<td>3D Electrical Resistivity</td>
</tr>
<tr>
<td>( \sigma )</td>
<td>Electrical Conductivity</td>
</tr>
<tr>
<td>AFM</td>
<td>Atomic Force Microscopy</td>
</tr>
<tr>
<td>AR</td>
<td>Interconnect Aspect Ratio</td>
</tr>
<tr>
<td>( \text{atoms}_B )</td>
<td>Number of C-atoms on the basal plane of a graphene sheet</td>
</tr>
<tr>
<td>( \text{atoms}_E )</td>
<td>Number of C-atoms along the edge of a graphene sheet</td>
</tr>
<tr>
<td>BEOL</td>
<td>Back End of the Line</td>
</tr>
<tr>
<td>( C_{\text{line}} )</td>
<td>Interconnect Line-to-Line Capacitance</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complimentary Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>CNT</td>
<td>Carbon Nanotube</td>
</tr>
<tr>
<td>( C_{\text{ox}} )</td>
<td>Oxide Capacitance</td>
</tr>
<tr>
<td>CVD</td>
<td>Chemical Vapor Deposition</td>
</tr>
<tr>
<td>( d_{\text{int}} )</td>
<td>Interfacial Spacing between Graphene and the Dielectric</td>
</tr>
<tr>
<td>DMF</td>
<td>Dimethylformamide</td>
</tr>
<tr>
<td>DOS</td>
<td>Density of States</td>
</tr>
<tr>
<td>EBL</td>
<td>Electron Beam Lithography</td>
</tr>
<tr>
<td>$E_{\text{int}}$</td>
<td>Interfacial Electric Field between Graphene and the Dielectric</td>
</tr>
<tr>
<td>FEOL</td>
<td>Front End of the Line</td>
</tr>
<tr>
<td>$f_r$</td>
<td>Cut-off Frequency</td>
</tr>
<tr>
<td>GNR</td>
<td>Graphene Nanoribbon</td>
</tr>
<tr>
<td>GR</td>
<td>Graphene Ribbon</td>
</tr>
<tr>
<td>HSQ</td>
<td>Hydrogen Silsesquioxane</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>ILD</td>
<td>Interlayer Dielectric</td>
</tr>
<tr>
<td>ITRS</td>
<td>International Technology Roadmap for Semiconductors</td>
</tr>
<tr>
<td>JFoM</td>
<td>Johnson Figure of Merit</td>
</tr>
<tr>
<td>LER</td>
<td>Line-Edge Roughness</td>
</tr>
<tr>
<td>MOSFET</td>
<td>Metal-Oxide-Semiconductor Field-Effect Transistor</td>
</tr>
<tr>
<td>NNG</td>
<td>Graphene Sheet with an N-Type Edge and N-Type Basal Plane</td>
</tr>
<tr>
<td>PNG</td>
<td>Graphene Sheet with a P-Type Edge and N-Type Basal Plane</td>
</tr>
<tr>
<td>SCCM</td>
<td>Standard Cubic Centimeters</td>
</tr>
<tr>
<td>$r_C$</td>
<td>Contact Resistance</td>
</tr>
<tr>
<td>SEM</td>
<td>Scanning Electron Microscope</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
</tr>
<tr>
<td>STM</td>
<td>Scanning Tunneling Microscope</td>
</tr>
<tr>
<td>TEM</td>
<td>Tunneling Electron Microscope</td>
</tr>
<tr>
<td>TMAH</td>
<td>Tetramethylammonium Hydroxide</td>
</tr>
<tr>
<td>$V_{BD}$</td>
<td>Breakdown Voltage</td>
</tr>
<tr>
<td>$V_g$</td>
<td>Value of the Gate Voltage</td>
</tr>
<tr>
<td>$V_{min}$</td>
<td>Gate Voltage at the Minimum Conductivity Point</td>
</tr>
</tbody>
</table>
SUMMARY

The interconnect fabric that provides electrical connectivity to active devices is an essential component to modern semiconductor chips. As the dimensions of these devices are scaled to improve performance and keep pace with Moore’s Law, the local Cu interconnects must scale in parallel. Intrinsic material properties of Cu result in spiking resistivity with scaling and present a looming bottleneck to chip performance.

In this thesis, we introduce graphene as a replacement material to Cu interconnects in support of future chip scaling. In particular, we focus on establishing the fundamental mechanisms for chemically doping graphene, with broad contributions that extend beyond the focus of local interconnects. Our approach is outlined as follows:

- First, we benchmark intrinsic graphene nanoribbon (GNR) interconnects and demonstrate comparable resistivity to Cu at similar linewidth [3,4].
- Second, we develop a non-invasive tunable/complimentary doping technique via the graphene basal plane. This technique is used to demonstrate the first chemically doped p-n junction in graphene [5].
- Third, we use this basal technique to extract the doping efficiency (per C-atom) of surface physisorption and defect passivation in graphene [6].
- Fourth, we demonstrate defect passivation along the edge of graphene interconnects with an advantageous scaling trend [7]. We extrapolate this trend to benchmark “edge doped” graphene interconnects.
- Fifth, we describe a novel mechanism of producing hysteresis in graphene. We leverage this mechanism to demonstrate a non-volatile graphene memory device capable of room-temperature operation [8].
CHAPTER 1

INTRODUCTION

Since the first introduction of an integrated circuit (IC), scaling has defined the success that the microelectronics, and now nanoelectronics, industry has enjoyed. It is this very scaling, typically captured through Moore’s Law, which has fostered the introduction of ICs into an incredible variety of technologies including mobile computing, implantable biomedical devices, satellites, and communications. This being said, the significance of providing avenues for the continued scaling of ICs cannot be overstated. Whereas the scaling of front-end-of-the-line (FEOL) transistors results in improvements to system-level performance, the back-end-of-the-line (BEOL) local interconnect fabric becomes more electrically resistive and will ultimately be a bottleneck to future IC scaling [1]. This rapidly increasing resistivity is a result of intrinsic material properties to Cu – the material of choice for local interconnects – and places the forward focus on new materials in replacement of Cu. Fortunately, this is a transition familiar to Complementary Metal Oxide Semiconductor (CMOS) chips as the local interconnects previously underwent a change from Al to Cu [2].

This thesis explores graphene as a replacement material for Cu, with a focus on establishing fundamental chemical doping techniques. The atomically thin sp2 carbon found in graphene is the first, ever, 2-dimensional (2D) conducting material. As such, graphene requires a departure from traditional chemical doping techniques and a re-inventing of how we dope nanoscale devices; interconnects included. Our approach to chemical doping is outlined below along with the contributions made and conclusions drawn on the scalability of nanoscale graphene interconnects. Peripheral contributions to the realm of non-volatile graphene memory devices are also included.

1.1 Contributions and Organization of this Thesis
We begin this work by providing an experimental benchmarking of the electrical resistivity of intrinsic graphene nanoribbon (GNR) interconnects. The foundation for this thesis was laid through a wealth of theoretical work that demonstrates graphene interconnects can outperform Cu. However, a thorough experimental demonstration of GNR interconnects at linewidth below 50 nm was previously absent.

In Chapter 2 we begin with two experimental demonstrations on intrinsic GNR interconnects with no intentional chemical doping applied [3, 4]. We fabricate GNR with a linewidth between 15 nm and 50 nm and demonstrate comparable electrical resistivity to Cu. In addition, we benchmark the current carrying capacity of these GNRs and demonstrate breakdown current densities nearly three orders of magnitude larger than Cu. Lastly, we show that graphene can be extended to meet its theoretical (SiO₂ phonon-limited) resistivity of \( \sim 1.2 \, \mu\Omega \cdot \text{cm} \) through the application of chemical doping.

In Chapter 3, we begin our approach to chemical doping through non-invasive physisorption on the graphene basal plane (surface) [5]. Basal plane techniques have the advantage of not disrupting the crystallinity of the graphene sheet. As such, increases in the carrier density need not necessarily come at the cost of major reductions to mobility, resulting in improved electrical conductivity. Using coatings of Hydrogen Silsesquioxane (HSQ), we demonstrate the first basal doping technique that is complimentary, tunable, and capable of ultrahigh resolution without the need for masking. This technique is used to demonstrate an order of magnitude increase in conductivity for both p-type and n-type carriers. Lastly, this technique is used to demonstrate the first chemically doped p-n junction in graphene.

In Chapter 4, we use the HSQ technique of Chapter 3 to explore the limitations of basal plane doping [6]. To this end, we provide the first direct comparison between two fundamental techniques of chemically doping graphene: (1) surface physisorption and (2) vacancy defect passivation. We demonstrate that the passivation of such defects is over three orders of magnitude more efficient for chemical doping than physisorption, in terms
of carriers donated per available C-atom in the graphene lattice. In addition, we provide the first observation of a scaling trend when passivating naturally occurring defects along the edge of cleaved graphene interconnects - increasing carrier density with reduced dimensions.

In Chapter 5, we experimentally demonstrate “edge doped” graphene interconnects [7]. Motivated by the doping efficiencies identified in Chapter 4 for vacancy defects, we target the passivation of naturally occurring defects along the edge of cleaved graphene. Moreover, we confirm the scaling trend of increased carrier density with reduced dimensions that is inherent to edge doped devices. In regards to edge doping, we present the first indication that edge passivation must combat the C-C edge reconstructions that readily occur the moment the edge is cleaved. The implications of this are two fold: (1) the doping specie must be present at the moment the edge is cleaved/etched and (2) the doping specie must provide an energetically favorable option to C-C edge reconstructions. These are both addressed through the experimental demonstration of in situ edge doping via N-passivation. Lastly, we extrapolate our edge doping to provide an initial benchmarking of edge doped nanoscale graphene interconnects. Specifically, we identify (1) the carrier densities possible via edge doped nanoscale interconnects and (2) the linewidth at which edge doping dominates over basal doping. Through this extrapolation, we provide a preliminary assessment of the electrical resistivity of edge doped graphene interconnects against Cu at sub-50 nm linewidth.

In Chapter 6, we provide peripheral contributions to non-volatile memory devices [8]. While exploring techniques of increasing graphene interconnect conductivity via dielectric screening, we unearthed a novel technique of producing hysteresis in graphene sheets. We leverage this mechanism to experimentally demonstrate a device capable of a room-temperature hysteresis of nearly an order of magnitude; something not possible for previous carbon nanotube (CNT) and graphene floating-gate designs. Additional contributions made are discussed elsewhere [9-11].
Thus, the contributions of this thesis are organized as follows:

- **Chapter 2**: Present the first complete experimental demonstration that intrinsic GNR interconnects can be comparable to Cu resistivity below 50 nm linewidth [3]. Demonstrate breakdown current densities in GNRs three orders of magnitude larger than Cu [4].

- **Chapter 3**: Present a novel basal plane doping technique that is tunable/complimentary and capable of an order of magnitude improvement in both p-type and n-type electrical conductivity. We use this technique to demonstrate the first chemically doped p-n junction in graphene [5].

- **Chapter 4**: Present the first experimental comparison of the chemical doping efficiency of basal plane physisorption and vacancy defect passivation. We demonstrate that the passivation of such defects is three orders of magnitude more efficient, using a metric of carriers donated per available C-atom in the graphene lattice [6]. We present the first experimental observation of a scaling trend for edge defect passivation. This trend exhibits increasing carrier density with reduced interconnect linewidth.

- **Chapter 5**: Present the first efficiently (in situ) edge doped graphene interconnect. We experimentally verify the scaling trend associated with edge doping, and extrapolate this trend to benchmark the resistivity of nanoscale graphene interconnects [7].

- **Chapter 6**: We identify a novel mechanism for tailoring the hysteresis of graphene devices at room temperature. We use this mechanism to experimentally demonstrate a room-temperature non-volatile graphene memory device capable of an order of magnitude hysteresis gap [8].

Additional peripheral contributions that were made to graphene devices are published elsewhere [9-11].
1.2 Justification of the Research

The thrust for this research is the necessity of continued scaling in CMOS ICs. Specifically, the scaling of local Cu interconnects faces immediate concerns as their electrical resistivity aggressively increases when the linewidth is scaled below 50 nm [1]. This increasing resistivity is a result of intrinsic material properties of Cu, mainly sidewall and grain boundary scattering. These scattering mechanisms in Cu interconnects are shown in Figure 1. Unlike FEOL transistors that can be improved through redesigns of the device (i.e., Intel’s transition from planar transistors to FinFETs), the interconnects must undergo a material transition away from Cu to support future IC scaling. It should be noted that before Cu is abandoned, there are a variety of changes that can be made to the local interconnect fabric as a temporary fix, none of which provide a permanent solution for interconnect scaling. These include air-gapped and/or low-K interlayer dielectrics (ILD) [12, 13], thinning of the Cu diffusion barrier [14], and scaling of the capping layer [15]. However, these are only temporary fixes in a CMOS industry that is facing tremendous pressure to chart scaling roadmaps for the next few decades. As such, a transition in the local interconnect material is necessary for the continued scaling of ICs and commercial success of the technology. Fortunately, this transition is familiar to the CMOS industry as the local interconnects previously underwent a change from Al to Cu interconnects in 1997 via IBM/Motorola [2].
Figure 1. Sources of increasing electrical resistivity of Cu as the interconnect linewidth is scaled below 50 nm. The influence of grain boundary and side wall scattering are illustrated [1].

Graphene, the 2-dimensional (2D) and atomically thin allotrope of carbon [16], has garnered tremendous attention as a candidate material for nanoscale electrical conduction devices; interconnects included. The theoretical properties of graphene, which are described in detail below, can overwhelm the electrical performance of metals and semiconductor materials at the local interconnect level [17]. These properties include orders of magnitude improvements in carrier mobility, breakdown current density, and highly prized novel ballistic mechanisms entirely unique to graphene. As such, graphene provides the opportunity to advance electronic devices in a way that no other material can [18], given that an adaption can be made from traditional 3D bulk materials to the 2D graphene sheet.

As graphene sheets are tailored into nanoscale devices, a number of non-idealities set in that deteriorate these theoretical electrical properties of the material. These non-idealities mainly come in the form of scatterers, which can include the substrate [19], charged impurities in the vicinity of the channel [20], and defects in the lattice [21], to
name a few. Specifically regarding the tailoring of graphene sheets into local interconnects, scattering from line-edge-roughness (LER) is by far the most dominate source of degraded performance. Such LER scattering is a result of physical edge roughness in the interconnect and degrades graphene to the point that it can no longer outperform Cu. LER also impacts graphene’s ability to capture applications in transistors, memory, an sensor devices. An illustration of such LER is shown in Figure 2. Overcoming LER requires the lithographic patterning of atomically smooth edges. As of now, we do not foresee any reliable techniques of patterning necessarily smooth graphene edges in a CMOS-compatible manner.

![Figure 2](image.png)

**Figure 2.** Illustration of the contrast between an atomically smooth interconnect edge and LER. LER is indicated by the dark outline and limits the mobility of graphene nanoribbon interconnects. The flow of carriers is indicated with an arrow.

In this thesis, we present fundamental contributions to the chemical doping of graphene sheets with a particular focus on techniques of combating LER in nanoscale graphene interconnects; i.e., bringing graphene closer to its theoretical values. These techniques provide a realizable avenue for displacing Cu at the local interconnect level (along with geometrical/capacitance benefits), furthering IC scaling, and cross-pollinating graphene into other solid state devices based on electrical conduction. As 2D graphene represents a true departure from all other 3D materials, unique even to quasi-2D inversion
layers in Si Metal-Oxide-Semiconductor Field Effect Transistors (MOSFET) and 2D electron gasses (2DEG) in compound semiconductors, a reinventing of traditional bulk chemical doping techniques is necessary. We provide here a benchmarking and solutions for chemically doping graphene into high-conductance nanoscale devices.

1.3 Literature Review on Graphene

The graphene sheet is described as a monolayer of sp2 carbon arraigned in a honeycomb lattice – graphene is a single layer of graphite. The theoretical work on graphene extends back to the 1940’s where it was first identified as a rich system for probing novel electrical properties [22]. For over half a century it was thought that the isolation of graphene, as well as other strictly 2D crystals, was thermodynamically impossible as such materials have a tendency to spontaneously “melt” at any finite temperature. This melting was thought to stem from the fact that thermal displacement could exceed the inter-atomic spacing of the lattice itself [23]. Specifically regarding carbon allotropes, it was generally accepted that carbon would form more stable curves structures such as soot and fullerenes. This being said, when the graphene sheet was first isolated in 2004 it generated international excitement as the 2D material was a true departure from any previous 3D bulk material [16]. Graphene would go on to win the Nobel Prize in Physics just six years later in 2010.

Since its isolation, graphene has single handedly provided one of the richest solid state mediums since Si, nurturing ventures into mechanical reinforcements [24], thermal interfaces [25], scaffolds for tissues and bone growth [26], and almost every fundamental electronic device [3, 8, 27, 28]. The immediate application in electronic devices is a result of the phenomenal electrical properties of the material and unique 2D geometry.
These electrical properties will be discussed here in two sections based on the ability to realize them in fabricated devices: (1) theoretical properties and (2) experimental properties. Concerning the theoretical properties of graphene, a detailed discussion is beyond the scope of this thesis as they vanish due to the non-idealities present in actual fabricated devices. However, they are worth mentioning as they provide tremendous motivation to further mature the handling and processing of graphene sheets.

Regarding the theoretical properties of graphene, the linear energy-momentum (E-k) dispersion at the edge of the six corners of the Brilloun zone gives rise to carriers that behave as zero rest-mass relativistic Dirac Fermions. These particles propagate at an “effective speed of light” described by the Fermi velocity; $1\times10^6$ m/s, \[29\]. As such, carriers in graphene can operate under ballistic transport over micron distances, at room temperature, with angle-dependent Klein tunneling at p-n junctions \[30\]. This angle dependent tunneling can support a variety of novel electronic devices. These include electron lenses, such as the Veselago Lens \[31\], remarkable electrical transistors and valves \[32\], and scatter-free waveguided interconnects \[33\]. The latter was probed experimentally by us and is discussed in further detail in Chapter 3. The band structure of graphene is described as a gapless semimetal where the density of states (DOS) vanishes at the intersection of the conduction and valence band. This is shown in Figure 3. As such, the carrier density of graphene can be freely tuned for both p-type and n-type carriers, with potential to make the material electrically insulating when the Fermi level is pinned at the zero DOS position, referred to here as the Dirac point. In addition to this, an artificial band gap (or insulating state) can be engineered in the material through a number of techniques including physical patterning of the graphene \[34-37\], half
metallicity [38], reversible sp2-sp3 conversion [39], or via breaking of the symmetry using perpendicular electrical fields in bilayer graphene [40, 41]. As a crowning touch, graphene also exhibits the largest mechanical strength [24] and thermal conductivity [25] of any known material, opening new avenues for electronic devices designed for harsh environments.

![Figure 3](image.png)

**Figure 3.** Linear E-k dispersion in graphene at the six corners of the Brillouin Zone. This dispersion gives rise to many of the desirable electrical properties of graphene.

Regarding the experimental properties of graphene, a number of impressive demonstrations have paved the way for graphene’s application to local interconnects. These experimentally demonstrated properties include room temperature carrier mobilities of ~200,000 cm²/Vs (over 1,000× larger than Si) [42], mean-free paths of ~1μm (over 1,000× larger than Si or Cu) [42], breakdown current densities of up to ~10⁸ A/cm (more than 1,000× larger than Cu) [4], and minimal fabrication costs (significantly cheaper than metals or III-V materials) [43]. What separates these experimental properties from the theoretical properties are the non-idealities that set in for fabricated devices, washing out the more exotic properties of graphene. These non-idealities typically come in the form of scatterers, which limit the mobility and disrupt the ballistic
path of carriers. In graphene interconnects with linewidth larger than 50 nm, these scatterers come from a variety of intrinsic and extrinsic sources [19]. These can take the form of process residue or oxide charge trapped below the graphene [44], phonons from the substrate [19], charged impurities in the vicinity of the channel due to adsorbates [20], and defects in the lattice due to the growth process or electron irradiation from patterning and imaging [45].

The Dirac point, where the DOS vanishes at the intersection of the bands, is of particular interest in fabricated graphene devices. Experimentally, the insulating state where the Fermi level is pinned at the Dirac point cannot be reached. This is the result of two primary non-idealities. First, any finite temperature will promote electrons to the conductance band since graphene is a gapless semimetal. Second, electron and hole “puddles” exist in the material, which readily conduct via inter-band tunneling [46, 47]. The implications of this are that when the Fermi level is pinned in the vicinity of the Dirac point, a minimum conductivity point can be observed – it has a significantly higher resistance yet is far from electrically insulating. In gated graphene devices, the gate bias at which the minimum conductivity point is observed (Vmin) is a powerful tool for determining the carrier density. Specifically, the position of Vmin is an indicator of the displacement of the Fermi level from the Dirac point, and is related to the carrier density through the expression

\[ C_{ox} \cdot V_{\text{min}} = n \cdot e \]  

(1)

where \( C_{ox} \) is 11.6 nF cm\(^{-2}\) for the 300 nm SiO\(_2\) dielectric used in this thesis. When the gate bias is varied, the Fermi level is swept through the DOS and a V-shaped curve (clearly indicating Vmin) results. Throughout this thesis, the displacement of Vmin from
zero gate bias is then used to determine the carrier density in the material. A representative V-shaped curve resulting from gated electrical testing of a graphene device is show in Figure 4. Conductance of the devices in this thesis is expressed in regards to quantum conductance, $e^2/h$, where $e$ is the elementary charge and $h$ is the Planck constant.

![Gated electrical testing of a graphene device.](image)

**Figure 4.** Gated electrical testing of a graphene device. The devices in this thesis are exfoliated onto 300 nm of SiO$_2$, which functions as a gate dielectric. As the gate voltage is modulated, the Fermi level is swept through the DOS in the graphene and a minimum conductivity point is clearly visible at Vmin.

A distinct advantage of graphene sheets for CMOS, especially in contrast to CNT, is the available techniques by which the material and can be synthesized. Since the first isolation of graphene debris using a mechanical exfoliation technique [16], a number of cost-effective and CMOS-compatible techniques have emerged for the wafer-scale synthesis of graphene. The most promising of these techniques take the form of graphene synthesis on metallic films. More specifically, the synthesis of graphene directly on Cu surfaces has shown tremendous promise for commercialization of the material. These
synthesis techniques are driven by the poor solubility of C within Cu. As such, single-crystal graphene sheets can be synthesized on Cu templates using standard chemical-vapor deposition (CVD) processes [48-50], solid carbon feedstock [51], and trace carbon within the metal itself [52]. Given the tight thermal budget of CMOS process, synthesis on Cu can even support near-room temperature growth [53]. Once grown, these graphene sheets can be coated with a supporting polymer, freed from the Cu using a chemical etch, and transferred to an arbitrary substrate for the formation of interconnect tiers [49, 50]. If the Cu template is thinned below 50 nm, graphene can actually be synthesized directly on a dielectric without the need for the aforementioned transfer steps [54]. The production of up to 30 in × 30 in graphene films using a roll-to-roll technique has been demonstrated for the commercial production of electrical fabrics [55].

There exist a number of other techniques, of varying maturity, for producing wafer-scale graphene films that are worth mentioning. The most promising of these techniques is the production of graphene-like films on SiC – referred to as epitaxial graphene [56, 57]. Here, thermal sublimation of Si from the SiC surface results in rotationally stacked graphene layers that behave as isolated graphene sheets [58]. Epitaxial graphene has shown tremendous control over material quality, beyond CVD graphene, and potential for a number of electron devices. We have experimentally probed graphene interconnects on SiC [10], but will withhold discussion here given the hurdles it faces for insertion into CMOS. The first of these hurdles is the raw cost associated with SiC substrates, which must be lowered before epitaxial graphene becomes commercially viable. The second is that no effective techniques exist for removing the graphene from the substrate as it is chemically bound to the SiC. As such,
epitaxial graphene cannot be introduced only as a local interconnect fabric and/or in a hybrid system, but must replace FEOL and BEOL devices. Lastly, epitaxial graphene possess a strong intrinsic n-type doping due to interactions with the nucleation layer of the underlying SiC, making complimentary devices difficult to form. There also exist other techniques for synthesizing graphene and graphene films, which include the reduction of graphene oxide and diffusion through nickel [59, 60].

Aside from CMOS-compatible synthesis, the high-frequency performance of graphene is critical for its application to local interconnects. Experimental demonstrations of graphene devices operating in the 10’s to 100’s of GHz range have been previously shown elsewhere [27, 61-64]. The high-frequency operation of moderate quality graphene interconnects has been experimentally demonstrated in a CMOS environment [65], with further modeling efforts justifying their performance at the local level [66-69]. Graphene sheets/ribbons depart from other CNT or Cu interconnects at high-frequency due to the onset of the anomalous skin effect as the mean-free path becomes comparable to the skin depth [70]. It is important to note that when comparing graphene interconnects to Cu, the (RC) latency is a function both of the resistivity and the line-to-line capacitance ($C_{line}$). While this thesis focuses on improving the resistivity of graphene, improved performance/latency to 1:1 AR Cu is also expected to stem from the reduced value of $C_{line}$ given graphene’s atomically thin geometry [71]. One metric that is particularly suited to the high-frequency operation of graphene devices is the Johnson Figure of Merit (JFoM). The JFoM is defined as the product of the cut-off frequency ($f_T$) and the breakdown voltage ($V_{BD}$) in the material:

$$JFoM = f_T \cdot V_{BD}$$  \hspace{1cm} (2)
From our own work, we have shown that physical damage to the graphene interconnect (i.e., breakdown) will occur at voltages on the order of 3 V for GNRs with a sub-50 nm linewidth and 750 nm length [4]. This value has been confirmed via burnout studies on CNT as well [72, 73]. This being said, we will take $V_{\text{BD}}$ to be $\sim3V$. The intrinsic value of $f_T$ has been expected to be as high as 323 GHz for graphene devices [62], which places the JFoM at just below $10^4 \text{ GHz}V$. However, the range for extrinsic (fabricated) transistors and interconnects is about 1.3 GHz to 100 GHz [27, 61, 63, 65], which places the JFoM in a range of 4 GHzV to 300 GHzV.

Switching focus back to electrical resistivity, in graphene interconnects with a linewidth smaller than 50 nm, the most significant non-ideality is the carrier scattering from LER, which is dominant over nearly all other sources of scattering. This LER scattering is a result of edge roughness along lithographically patterned or cleaved edges and aggressively reduces carrier mobility as the interconnect linewidth is scaled below 50 nm [34, 74]. Specifically, LER-limited mobility takes the form

$$\mu = A \cdot W^B$$  \hspace{1cm} (3)

Where $\mu$ is the mobility, $W$ is the width, $B$ is $\sim4$, and $A$ is a fitting parameter. As mentioned, suppressing LER scattering would require the fabrication of atomically smooth edge where the average roughness is much lower than the Fermi wavelength of carriers in the graphene channel [17]. Such “specular” edges would generally require an edge roughness below 0.5 nm. In the pursuit of such edges, there have been a handful of experimental demonstrations of quasi-smooth edges in graphene, however, none of the techniques used to produce these edges appear to be reliable for wafer-scale processing and/or compatible with CMOS infrastructure. The most promising of these techniques...
involves the “unzipping” of CNT [75, 76]. Here, a defect is induced in the CNT sidewall, followed by a chemical and/or physical agitation that splits a seam in the CNT, ultimately unrolling the CNT into a graphene interconnect. A second technique cleaves graphene flakes in a solution of Nitric Acid, after which the GNR fragments are randomly poured/dispersed upon a substrate [77]. Both of these techniques face tremendous CMOS roadblocks in regards to reliable placement and orientation, repetition over an entire wafer, and cost. This being said, there is no foreseeable CMOS-compatible route for patterning smooth edges, and nanoscale graphene devices seeking high electrical conductivity must combat LER scattering through increases in the carrier density, i.e., doping.

Tuning of the carrier density in graphene is possible through both electrostatic and chemical doping techniques. A great deal of the immediate attention graphene received for electronic devices is owed to the exfoliation technique by which it was first isolated [16]. Here, graphene is exfoliated onto a SiO$_2$ dielectric, which serves two essential functions; (1) it facilitates the optical contrast of monolayer graphene for identification [78] and (2) it functions as a back-gate to modulate the carrier density [16]. As such, modulation of the carrier density in graphene first took the form of electrostatic techniques. Since this back-gated technique, a variety of novel top-gated techniques have been developed to increase the carrier density in graphene. These include deposition of ultrathin dielectrics [79], drop casting of liquid dielectrics [80], and nano-gapped side-gates [81]. These techniques are not viable for interconnects given that they require added fabrication complexity, static power dissipation, and are limited by dielectric breakdown. However, they have been beneficial in that they have experimentally
demonstrated that the carrier density in graphene can be increased by orders of magnitude beyond its intrinsic value [80].

Where as electrostatic doping techniques can be somewhat translated over from 3D bulk semiconductors, chemical doping of graphene has remained relatively immature given its entirely unique 2D lattice. The traditional route of embedding dopant impurities within the center of the lattice has been demonstrated, however, this results in crippling reductions in mobility for graphene (four orders of magnitude reduction), washing out most of what makes graphene attractive over Cu [82, 83]. As such, to date, the majority of chemical doping techniques for graphene have focused on charge transfer due to physisorption on the basal plane. Simply put, coating the graphene surface. Such basal physisorption techniques have the advantage of being non-invasive into the lattice, preserving mobility and increasing conductivity. Specifically, this includes coatings with polymers [84], metals [85], salts [86], and physisorption of molecules [87]. Such physisorption techniques constitute the bulk of graphene chemical doping and are greatly limited in their ability to provide carrier densities beyond the range of $10^{12}$ cm$^{-2}$ (making them hopeless for combating LER), as well as face challenges in regards to the high resolution complimentary doping needed to form almost all electronic devices.
CHAPTER 2

BENCHMARKING OF INTRINSIC GNRS

2.1 Motivation for the Chapter

Graphene, as an electronic material, has been receiving much attention as a possible replacement for Si CMOS technology. In addition to its use as a switching device, graphene can also be used as an interconnect material, and a truly monolithic system can be constructed using graphene for both transistors and interconnects [57]. Compared to Si and even III–V semiconductors, graphene has superior mobility. Ballistic transport in graphene makes it attractive not only for use as transistors but also for interconnects.

Graphene was first isolated in 2004, and since then, many properties have been confirmed experimentally, including high mobility, ballistic transport, linear $E-k$ dispersion, and a width-dependent transport gap. Transistors fabricated from graphene nanowires have shown impressive on–off ratios [34, 88]. For interconnect applications, graphene has shown interesting properties in terms of its temperature coefficient and use as a thermal interface material [89, 90]. Theoretical projections for GNRs for use as interconnects have been made in [17], and GNRs are predicted to outperform Cu for interconnect applications. It has been theorized that single-layer GNRs can result in a lower resistance per unit length than 1:1 aspect ratio (AR) Cu, for linewidth (W) that is less than 8 nm [17]. There has been little experimental work on the electrical characterization of graphene for use as an interconnect material. While there are some experimental data for wide graphene ribbons [44], there has not been a thorough investigation of resistivity for narrow-width GNRs (W < 100 nm). In this Chapter, we
will focus on characterizing graphene resistivity for narrow-width GNRs and will compare the resistivity of GNRs to that of Cu.

2.1 Experimental Procedure

The experimental procedure for forming graphene devices (up through the contact metallization) is described in detail here, and referenced in the subsequent Chapters. Exfoliated graphene is used as the starting material. Graphene layers are flaked from large graphite pieces (Kish graphite, Toshiba Ceramic Company) using a Scotch tape and adhered onto an oxidized Si substrate with an oxide thickness of 300 nm. The Si substrate is degenerately doped for use as a back-gate. Monolayer graphene is first identified amongst the graphitic debris field using optical contrast. An optical image of a monolayer graphene flake is shown in Figure 5.

![Figure 5](image)

**Figure 5.** Optical image of a monolayer of exfoliated graphene amongst a graphitic debris field on 300 nm of SiO₂. The lighter region indicates monolayer graphene with darker few-layer graphene to the right.

Once identified, these monolayer flakes are then verified using Raman Spectroscopy and Atomic Force Microscopy (AFM). The Raman spectrum of a monolayer graphene flake is shown in Figure 6.
Next, a four-point contact metallization is patterned using electron beam lithography (EBL) in the positive tone resist, ZEP520A (Zeon Chemicals). The alignment of the EBL to the graphene flake occurs by documenting the position of the flake to pre-patterned alignment marks on the substrate. The four-point contact metallization pads post-develop are shown in Figure 7.

Next, a Ti/Au (20 nm/80 nm) metal stack is then evaporated using an Electron Beam (E-Beam) Evaporator. The contact pads are then formed using a standard liftoff procedure in warm 1165 solvent. An SEM image of the four-point contact metallization on the graphene flake is shown in Figure 8.
This step is followed by characterization of the 2D graphene for contract resistance, minimum conductivity point, and the intrinsic carrier density. A second layer of EBL is used to define a set of ten GNRs in parallel with linewidth ranging from 18 nm to 52 nm, and a length ranging from 0.2 μm to 1 μm. These interconnects are patterned using the negative tone resist, HSQ. The HSQ etch mask is then transferred into the graphene using a brief exposure to an oxygen plasma. The resulting device with a set of ten GNRs is shown in Figure 9.

Figure 8. SEM image of the four-point contact metallization fingers atop a flake of exfoliated graphene.

Figure 9. Set of ten GNRs in parallel fabricated between the four-point contact metallization. The interconnects are still coated by the HSQ etch mask.
All of the electrical measurements in this thesis are meticulously extracated using a four-point technique, hence the four-point metallization pattern in Figure 9. In such measurements, a standard lock-in amplifier is used to channel an excitation current (5 – 100 nA), in series with a large (10 MΩ) resistance, through the outer fingers of the metallization. The voltage is read across the inner fingers and used to extract the resistivity/conductivity of the graphene channel. This technique is illustrated in Figure 10 below and is essential to removing contact resistance from our measurements of the graphene. An HP 4156 semiconductor parameter analyzer was used to perform low-bias measurements along with the sweeps of the back-gate voltage. Tests for ohmic contacts were performed at voltages down to a few microvolts and there was no indication of a Schottky barrier.

Figure 10. Setup for the four-point electrical testing that is performed on all graphene devices in this thesis. An excitation current (nA) is injected through the outer fingers and the voltage bias of the graphene channel is read across the inner fingers. This technique removes contact resistance from our measurements.

2.3 Extraction of Resistivity for GNR Sets

Contact resistance was extracted for each device at various stages of processing. The contact resistance was found to be 30 μΩ · cm² for most devices and did not change
after the second EBL step or after the plasma etch. Back-gated measurements of the conductance modulation reveal a small negative shift in the position of the minimum conductivity point after the HSQ spin and EBL. A large positive shift of $V_{\text{min}}$ is observed after the plasma etch. Unlike true metals, a semimetal such as graphene shows significant variation in conductivity with application of a back-gate bias (since this causes a shift in the Fermi level). Thus, it is important to measure resistance at the same carrier density across different GNRs to ensure a fair comparison. The carrier density is pinned by making the value of $V_g - V_{\text{min}}$, where $V_g$ is the voltage applied to the back-gate, the same across the GNR when extracting resistivity. The back-gate capacitance is 11.5 nF/cm$^2$, and for an electron density of $5 \times 10^{12}$ cm$^{-2}$, this translates to a $V_g - V_{\text{min}}$ of 70 V (for 300 nm of oxide). All resistance and resistivity measurements are thus measured at $V_g - V_{\text{min}} = -70$ V (hole carriers) so that the corresponding carrier density makes the GNR operate in the metallic regime. This translates to a Fermi energy of 63 meV for 2D graphene [91].

A total of 18 devices, each with ten parallel GNRs, were measured; these devices were selected from a larger set of samples based on their resistivity. For ease of comparison to Cu, 3D resistivity ($\rho_{3D}$) is calculated for these devices; it is more common to calculate the 2D resistivity for a 2D material like graphene. Figure 11 shows the resistivity of various devices as a function of the GNR width. Most of the data are clustered between 15 and 25 $\mu\Omega \cdot$ cm. Also shown for comparison is the Cu resistivity as projected by the International Technology Roadmap for Semiconductors (ITRS) [1]. Note that little experimental data exists for narrow Cu lines, and ITRS projections are based on extending current model parameters to narrow linewidth. Line-edge roughness
(LER) and liner scaling becomes increasingly challenging for widths below 30 nm and will lead to additional increases in effective Cu resistivity; thus, ITRS projections for Cu resistivity are optimistic but are used nonetheless since they can be thought of as the best case scenario for a Cu line. This collection of data represents, at the time, one of the largest and more promising demonstrations of GNR resistivity.

![Figure 11. Resistivity of our GNR sets in comparison to previous works. We demonstrate one of the largest experimental collections and some of the lowest resistivities yet shown.](image)

2.4 Demonstration of Comparable Resistivity to Cu

There have been a few published results on the 2D resistivity for wide and narrow GNRs; it is informative to compare these values in Figure 11 against other current demonstrations [34, 88, 92-94]. All measurements in this work were done at 300 K; some of the data points from previously published data were extracted from low-temperature measurements but nevertheless provide a useful comparison. The resistivity from [34] is between 16 and 30 $\mu\Omega \cdot$ cm, although the measurements were made at 200 K. For widths below 100 nm, resistivity from other previously published data is more spread out. Resistivities of GNRs from this study are some of the lowest values reported for narrow
GNRs. However, the GNRs are still two to three times less conductive than Cu wires.

The 18 devices shown in Figure 11 have a set of ten GNRs in parallel. Critical-dimension uniformity, LER, and the starting graphene material would cause individual GNRs to have different properties compared to one another. The ribbon-to-ribbon non-uniformity is masked somewhat since ten GNRs are measured in parallel. To extract properties of single GNRs (rather than a parallel set), a large number of GNRs would have to be fabricated, to obtain a statistically significant set of resistivity data. Because of the finite size of graphene flakes (usually less than 20 μm²), it is not possible to fabricate a large number of GNRs (that can be probed one at a time) on the same flake. By employing techniques applied to CNT [73], it is possible to use the device shown in Figure 9 to extract the performance of individual GNRs.

An HP4156 semiconductor analyzer is used to apply a voltage ramp between two electrodes with ten GNRs in parallel. Due to increasing current density in the GNR, there is a voltage at which a GNR breaks down, resulting in a visible drop in current. The device testing is stopped at this point, and the voltage ramp is repeated from 0 V. Successive GNR breakdowns occur at around the same voltage as for the first breakdown event. By recording the difference in conductance between two successive breakdown events, the individual GNR conductance can be extracted. It is also found that if the voltage-ramp steps are small enough (2 mV), it is possible to avoid multiple GNR breakdowns in a single event. The contact resistance does not change after each event, and this indicates the robust nature of the contact metallization. Back-gated conductance modulation is extracted for each GNR, and the modulation does not significantly change from one GNR to another—this means that the GNRs are of similar metallicity. All
GNRs studied in this chapter showed an impressive breakdown current density of \(5\text{−}20\times10^8\ \text{A/cm}^2\), which points to the superior electromigration performance of GNRs, and is published in a sister work [4]. This being said, a more detailed discussion of breakdown current density and its correlation with resistivity for various GNR dimensions will be withheld.

It is found that there is a significant difference in resistance from one GNR to another, even on the same flake. Figure 12 shows the range of GNR resistivity extracted for four different devices, each with a different linewidth. For each width, the best, worst, and mean values of resistivity are shown. The best GNR has a resistivity that is comparable to that of Cu. For monolayer 2D graphene on SiO\(_2\), phonon scattering limits room-temperature resistivity to about \(1.2\ \mu\Omega\cdot\text{cm}\) (at \(n = 5\times10^{12}\ \text{cm}^{-2}\)). Thus, the best GNR is three times less conductive than this limit (\(1.2\ \mu\Omega\cdot\text{cm}\)).

![Figure 12](image)

**Figure 12.** Demonstration of comparable resistivity between sub-50 nm GNRs and 1:1 aspect ratio Cu interconnects. The lowest and highest resistivity from each GNR set is extracted using a burnout technique.
Graphene on SiO₂ has various scattering mechanisms limiting its conductivity: (1) intrinsic scattering, which limits mobility to 200,000 cm²/Vs and is seen in suspended graphene [14]; (2) extrinsic scattering due to SiO₂ phonons, which imposes a carrier mobility limit of 40,000 cm²/Vs at \( n = 1\times10^{12} \text{ cm}^{-2} \) and \( T = 300 \text{ K} \) [19]; (3) impurity scattering; and (4) LER scattering. It is possible to estimate the contribution of impurity scattering in GNRs using the scattering theory presented in [44]. The impurity density is estimated to be \( n_i = 2\text{–}19\times10^{11} \text{ cm}^{-2} \) for the set of devices shown in Figure 9. This translates to an impurity-limited mobility of 2,500 – 19,000 cm²/Vs. It is possible to estimate the LER-limited mobility by extracting the difference in mobility before and after plasma etch (which converts 2D graphene flakes into GNRs) using Matthiessen’s rule. For the 22 nm wide GNRs shown in Figure 9, the LER-limited mobility is in the range of 6,000–9,000 cm²/Vs, and the effective GNR mobility is in the range of 4,000–8,000 cm²/Vs; thus, GNR mobility at a 22 nm linewidth could either be limited by impurity scattering or LER scattering.

In the previous discussion of GNR resistivity, it has been implicitly assumed that multilayered graphene will be readily available to fabricate GNRs, i.e., if only single or few-layer graphene is available, then a more apt comparison parameter would be resistance per unit length. Recent experiments with graphene grown on SiC substrates have shown that truly non-interacting multilayer graphene films of tens of layers can be formed [58]—rotational stacking preserves the ballistic nature of carriers and would be valuable for interconnect applications.

In conclusion, graphene interconnects of sub-50 nm linewidth have been fabricated and compared to Cu interconnects in terms of their 3D resistivity. The average GNR
resistivity was higher than the projected Cu resistivity for linewidth ranging from 18 nm to 52 nm. Resistivities of individual GNRs have been extracted from sets of parallel GNRs, and it was found that the best GNR (for a given width) had a resistivity that was comparable to a Cu wire of the same width. An analysis of scattering mechanisms revealed that narrower GNRs were limited either by LER or impurity scattering. This Chapter gives the first experimental evidence of the potential of narrow GNRs for use as on-chip interconnects.
CHAPTER 3

BASAL PLANE DOPING

3.1 Motivation for the Chapter

In Chapter 2 we experimentally demonstrated that intrinsic GNRs could be comparable to 1:1 AR Cu interconnects at sub-50 nm linewidth. The devices of Chapter 2 are considered intrinsic in that they exhibit moderate carrier densities in the range of $5 \times 10^{12}$ cm$^{-2}$ and have not received additional processing beyond the fabrication of the interconnect. Despite being comparable to Cu, these intrinsic GNRs are far below their theoretical limit of $\sim 1.2 \ \mu \Omega \cdot \text{cm}$ on SiO$_2$. The electrical resistivity ($\rho$) of interconnects takes the form of any traditional conductor,

$$\rho = \frac{1}{q \mu n}$$

where $q$ is the charge of an electron ($1.602 \times 10^{-19}$), $n$ is the carrier density, and $\mu$ is the carrier mobility in the interconnect. Thus, two routes exist for pushing the resistivity down towards its theoretical limit, improve $n$ or improve $\mu$. As mentioned in Chapter 1, the mobility of sub-50 nm GNRs is dominated by LER scattering, which results in increasingly aggressive reductions in $\mu$ as the linewidth is scaled. This can theoretically be overcome via the fabrication of devices with atomically smooth edges. However, no techniques currently exist, or are foreseeable in the near future, for fabricating smooth edges in a reliable, cost effective, and CMOS-compatible manner.

As such, improving the electrical conductivity ($\sigma$) of sub-50 nm GNRs is most viable through increases in the carrier density. Regarding doping of interconnects; chemical techniques are attractive over electrostatic techniques, as they do not require a
voltage bias or additional processing to form the gate. As increased conductivity for local interconnects is the focus of this thesis, we begin our approach to chemical doping with a non-invasive basal plane (i.e., physisorption) technique in hopes of preserving the crystallinity of the graphene sheet. Given the atomically thin nature of the graphene lattice, it is susceptible to changes in $n$ through physisorption interactions with the basal plane and does not necessarily require the embedding of defects as with traditional bulk semiconductors. As such, we can potentially tune the value of $n$ via the basal plane while maintaining high values of $\mu$, resulting in increased conductivity.

A variety of techniques have been previously employed to provide both p-type and n-type chemical doping to the basal plane of graphene. These include coating graphene with polymers [84], diazonium salts [86], metals [85], and physisorption of molecules [87]. However, these techniques are considered far too immature for CMOS given that (1) these techniques can only apply one type of doping (p-type or n-type) and are not complimentary, (2) these techniques are not tunable and can only induce a single specific carrier density, and (3) these techniques can only apply a blanket doping and require masking and added process steps to pattern doped regions. In this Chapter, we present a basal plane technique that is capable of tunable complimentary (p-type or not n-type) doping, is capable of ultrahigh resolution in a single process step, and can preserve $\mu$ for pure conductance increases. This technique is used to demonstrate the first chemically doped p-n junction in graphene.

**3.2 Experimental Procedure**

Graphene devices with four-point contact metallization were fabricated using exfoliated flakes via the process discussed in Chapter 2. Few (1-3) layer graphene was
used to demonstrate the robustness of the chemical doping technique. The technique presented here involves the spin-on glass, HSQ, and is referred to hereon as the “HSQ doping technique.” HSQ was previously referenced in Chapter 2 as the ultrahigh resolution e-beam resist used to pattern our GNRs. All electrical testing was performed using the four-point technique, to remove contact resistance, using a lock-in amplifier.

3.3 Demonstration of Tunable/Complimentary Basal Doping via E-Beam

Here, we demonstrate tunable p-type and n-type chemical doping in graphene through interactions of HSQ with the basal plane. Initially, the effect of e-beam-induced cross-linking in HSQ on carrier transport in few layer graphene was studied. Two samples were fabricated, each containing multiple devices. The devices were tested for their carrier density with a back-gate (through the position of Vmin) and were found to have little initial doping with respect to the HSQ induced shift, Figure 13a. After thorough sample cleaning, it was confirmed that the initial doping present in these devices is a result of exposure to the ambient environment and not of residual resist. The samples were then coated with a 30 nm thick film of HSQ and baked for 3 min. at 180 °C. One sample was developed in tetramethylammonium hydroxide (TMAH), washing away the HSQ. Gated electrical testing post-development of this sample revealed a strong n-type doping as indicated by the shift of Vmin to a larger negative gate voltage, Figure 13b. The second sample was patterned with EBL—the pattern consisted of large regions (20 μm diameter) covering each flake with a dose of 3200 μC/cm², Figure 14. Gated electrical testing of these devices revealed a large positive shift of the Vmin, thus indicating a strong p-type doping—Figure 13c. For p-type HSQ doping, electron-hole symmetry is observed near the minimum conductivity point.
Figure 13. Demonstration of p-type and n-type doping via coating the graphene basal plane with a film of HSQ. (a) Three pristine devices show low intrinsic doping prior to coating. (b) Devices are coated with HSQ, baked, and developed. A strong n-type doping is observed. (c) Devices are coated with HSQ that is heavily cross-linked via e-beam irradiation. A strong p-type doping is observed.
Figure 14. SEM image showing a graphene device coated with a 20 μm diameter film of HSQ. The film is patterned using EBL.

A number of devices of the form of Figure 14 were fabricated, each with a different dose for the HSQ. The incident dose ranged from 250 - 5,000 μC/cm². A plot of the shifts of Vmin (i.e., the difference in Vmin between the metallization and HSQ patterning steps) for varying doses is shown in Figure 15. Since HSQ-induced doping can be quantified by the resulting shift in Vmin, the induced doping can be effectively measured regardless of the initial doping levels present in the devices. Error bars indicate shifts of Vmin outside of the measurable range (±100 V). For zero dose (i.e., HSQ is spun-on and developed without any e-beam irradiation), a large negative shift in Vmin is seen and is consistent with results discussed previously. For a dose between 250 – 1,000 μC/cm², the Vmin shift (ΔVmin) increases from more than ±100 to 0 V. For doses between 1,000 – 5,000 μC/cm², ΔVmin increases from 0 V to more than 100 V and a saturation is seen in the amount of shift induced. This saturation is likely due to saturation of cross-linking for doses higher than 2,000 μC / cm².
Figure 15. Demonstration of tunable complimentary doping of graphene via HSQ films on the basal plane. The cross-linking in the HSQ is controlled through the incident irradiation delivered by the EBL. At low cross-linking (low dose), a strong n-type doping is observed. As the cross-linking is increased (higher dose) a smooth transition to strong p-type doping is observed. Error bars indicate doping levels beyond the gate bias of $\pm 100$ V.

3.3 Demonstration of Tunable/Complimentary Basal Doping via Plasma

The application of HSQ for chemical doping provides novel avenues for tuning the carrier density in graphene. That is, there exist other techniques for providing energy to cross-link the HSQ film. These include thermal annealing at temperatures of around 500 °C, which is known to induce a structural change [95], and exposure to a plasma of energetic ions can also be used with the benefit of a lower temperature for processes with a tight thermal budget. To investigate plasma-induced cross-linking, three graphene devices with metal contacts were fabricated and coated with 30 nm of HSQ. The devices were exposed with a low dose of 600 $\mu$C/cm$^2$, with the same pattern as in Figure 14, to get a layer of HSQ patterned on the device while inducing little shift in the minimum conductivity point. This was followed by a timed exposure to a low-power Argon plasma.
with an Argon flow rate of 25 SCCM (SCCM denotes cubic centimeter per minute at standard temperature and pressure). Short, one second, flash exposures to the plasma were used followed by electrical testing in between each step. The relation between exposure time to the plasma and the position of Vmin demonstrates tunable complimentary conductance improvements for both p-type and n-type carriers in graphene. The carrier mobility was monitored (through the slope of the I-V relation) and was found to remain constant regardless of plasma exposure time. These conductance improvements are shown in Figure 16.

![Figure 16](image)

**Figure 16.** Demonstration of tunable complimentary improvements in conductance via plasma-induced cross-linking of HSQ films on graphene. Controlling the exposure time to the plasma, the carrier density is tuned from strong n-type to strong p-type, while preserving the mobility in the graphene.

### 3.4 Demonstration of the First Chemically Doped P-N Junction

The dual nature of HSQ – resulting in both n-type and p-type doping of graphene – is attributed to the mismatch of bond strengths between Si–H and Si–O bonds in the HSQ film, as well as the out-gassing of hydrogen at higher degrees of cross-linking. It has been predicted that basal-plane physisorption of hydrogen leads to n-type doping of graphene [95, 96]. It is also well documented that physisorption of species from the ambient
environment, specifically water vapor and oxygen, lead to p-type doping [16, 97, 98]. In HSQ, Si–H bonds are more easily broken than Si–O bonds; Si–H bonds have a bond strength of 4.08 eV while Si–O bonds have a bond strength of 8.95 eV [95]. At low degrees of cross-linking, Si–H bonds are readily broken providing hydrogen to bond with the graphene basal-plane. Due to the offset in electronegativity, hydrogen acts as an n-type dopant for graphene. Higher degrees of cross-linking in the HSQ film lead to p-type doping. There are two primary mechanisms that facilitate the switch from electron to hole carriers in the material. The first is that Si–O bonds begin to break at more mature stages of cross-linking due to their larger bond strength. The breaking of Si–O bonds provides oxygen for physisorption at the graphene surface. The second contributor to the observed p-type doping is the removal of hydrogen from the HSQ film. Advanced stages of cross-linking lead to HSQ decomposing into SiH₄ and H₂ components [95]. These components escape from the HSQ film, as evident through decreased Si–H:Si–O bond ratios as well as the porous nature of the film. The structural changes of cross-linked HSQ are illustrated in Figure 17.

Figure 17. Structural and chemical changes to the HSQ film during cross-linking. (a) The cage-like network of HSQ with H (tan), O (blue), and Si (black) atoms. (b) Outgassing of the H with moderate cross-linking. (c) Complete removal of H and collapsing to a dense network-like structure after advanced cross-linking.
Doping through plasma exposure can be used to provide rapid doping over the surface of large area graphene with minimal reduction in mobility. This would be beneficial to applications that need conductivity higher than that offered by intrinsic graphene – for example, on-chip interconnects. Spin-coating graphene ribbons with a layer of HSQ and subjecting them to plasma exposure would result in high-conductivity graphene ribbons as well as a low-k coating that is required as an interlayer dielectric.

In addition, the dual nature of HSQ doping can be used to create p-n junctions in a single process step. Fabrication of the first chemically doped p-n junction in graphene is demonstrated using the HSQ doping technique – Figure 18.

**Figure 18.** Demonstration of the first chemically doped p-n junction in graphene. (a) An SEM of the p-n junction. Two metallization fingers span a region of bare (p-type) graphene and HSQ-coated (n-type) graphene. (c) Gated electrical testing of the device reveals two distinct minimum conductivity points to the left and right of zero gate bias, confirming the formation of a true p-n junction.

An HSQ stripe was exposed over half of a graphene channel while leaving the other half unexposed, defining the p-region and n-region, respectively. Gated electrical testing reveals two distinct minimum conductivity points, indicating complementary regions of doping. It has been shown that local minimums in gated-current testing are indicative of p-n junction formation in graphene devices. Presented here is the first evidence of a
chemically doped graphene p-n junction with Dirac points clearly indicating the superposition of p and n regions and with separations in excess of 100 V. Using the relation between Fermi level and carrier density, the p-n junction demonstrated in this work is expected to exhibit an energy separation between the two neutrality points in excess of 340 meV, the highest yet reported for a chemically doped junction. Deviations from the expected location of the minimum conductivity points have been previously observed and are attributed to induced states that allow carrier penetration into the adjacent region [86]. Extension of locally doped carriers into the adjacent complementary regions by up to 450 nm have been observed [99]. The levels of doping presented in this work are shown to be significantly high enough to maintain locally defined p-type and n-type regions, despite slight degradation due to carrier mixing between the two complementary doped regions. As with any graphene device, prolonged exposure to the ambient environment induced a background p-type doping to the fabricated p-n junction [16]. Passivation is required to pin the energy levels in both the p- and n- regions.

3.4 Investigation of P-N Junction Interconnect Waveguides

In addition to the fundamental significance of complimentary doping for graphene devices, in general, the demonstration of a p-n junction has direct application for novel interconnect architectures. Mainly, these come in the form of electron waveguides. Such waveguided interconnects can be applied as supercolimmation in a series of p-n junctions [33], electron optical fibers [100], and electron lenses that can focus the flow of charge [31]. These architectures are based on the ability to deflect and channel carriers in graphene at the interfaces of p-n junctions, without a loss in momentum; i.e., ballistic
interconnects [101]. The main advantage that can come from a waveguided interconnect is the removal of LER scattering. Such electron waveguides do not require physical etching of the edges, and as such, can maintain ultrahigh mobility and/or ballistic transport in the graphene. In addition to this, electron waveguides can provide benefits to the thermal management of ICs. Graphene sheets exhibit the largest in-plane thermal conductivity of any known material [25]. By maintaining a continuous lattice (where interconnect paths are patterned via doping and not etching), the graphene sheet can serve as a heat spreader, minimizing local hot spots and providing a means of pulling heat from the chip. This being said, an experimental investigation of such waveguided interconnects warranted investigation.

To experimentally investigate p-n junction interconnects waveguides, we employed the HSQ doping technique to fabricated electrically decoupled interconnect paths in graphene sheets. Mainly, this took the form of two interconnect paths in parallel, separated by a variety of p-n junctions – Figure 19. The p-n junctions can be seen by the HSQ stripes that decouple the interconnect paths between the sets of contacts. This decoupling is thought to stem from the scattering and reflection of carriers at the p-n interface [30].
Figure 19. Experimental investigation of waveguided interconnects based on p-n junctions in graphene. The interconnect paths (blue arrow) are electrically decoupled (red arrow) through the formation of p-n junctions. The p-n junctions are indicated by the lighter stripes of HSQ. Two architectures are presented with (a) A single p-n junction and (b) with multiple p-n junctions.

The electrical conductivity through the interconnects (blue arrow) and through the decoupled path (red arrow) was extracted. Figure 20 shows the corresponding gated electrical testing for the two paths. It can be seen that the electron mobility is maintained within the interconnect and degraded through the decoupled path. The decoupled path also exhibits signs of p-n junction formation via the emergence of local minimum conductivity points. Despite promising results, this architecture requires significant
maturing of the processing technology – improved material quality and sharper p-n junctions – before it can be considered a viable technique for CMOS processing.

![Figure 20](image.png)

**Figure 20.** Gated electrical testing of the preliminary waveguided interconnects based on p-n junctions. The interconnect path (blue curve) shows a higher drain current with a single minimum conductivity point. The decoupled path (red curve) shows an order of magnitude reduction in the drain current, and signs of p-n junction formation via the two local minimum conductivity points.

In conclusion, it has been shown that HSQ films on graphene are capable of complementary doping. Since HSQ can be patterned with high resolution, the technique proposed here offers high-resolution fabrication of n-doped and p-doped regions. The n-type and p-type doping mechanism of HSQ is attributed to basal plane bonding of hydrogen and oxygen, respectively. The duality of this process results from the mismatch in bond strengths between Si–H and Si–O bonds in the material as well as the out-gassing of hydrogen from the film at higher levels of cross-linking. It has been shown that cross-linking of the HSQ film can be induced either by e-beam irradiation or low-power plasma exposure, allowing for complementary doping in a single processing step. The first graphene p-n junction was fabricated using HSQ doping and was found to have large energy level separations, indicating strong p- and n-type doping. This Chapter provides
evidence for a technique that is capable of single-step, high resolution, complementary doping of graphene.
CHAPTER 4

COMPARISON OF BASAL AND DEFECT DOPING

4.1 Motivation for the Chapter

Despite the conductance improvements demonstrated in Chapter 3, a fundamental investigation of the most efficient means of doping graphene into high conductance nanoscale devices (interconnects) is absent. Moreover, it appears in Chapter 3, as well as other works [96], that chemical doping via the basal plane is limited to carrier densities on the order of $5 \times 10^{12} \text{ cm}^{-2}$. This being said, we employ the HSQ doping technique of Chapter 3 to provide a direct comparison between two fundamental chemical doping techniques: (1) basal plane physisorption and (2) vacancy defect passivation. In conducting this comparison, we extract the chemical doping efficiencies for both techniques in a metric of carriers donated per available C-atom in the graphene lattice. Ultimately, these observations lead to the identification of edge-defect passivation as an efficient and scalable means of chemically doping nanoscale graphene devices.

Graphene sheets, a 2D allotrope of carbon, have recently drawn enormous attention as a potential candidate for nanoscale electrical conduction applications. High intrinsic mobility [42, 102, 103], combined with the ability to modulate the Fermi level [16], allows the conductivity of graphene to be tuned by orders of magnitude. Chemical routes toward doping graphene are highly attractive over electrostatic techniques, which require static power dissipation and are limited by dielectric breakdown and stability issues [104, 105]. Being a 2D system, graphene requires a departure from 3D bulk semiconductor doping techniques and a rethinking of the most efficient and practical route toward doping the material at nanoscale dimensions. Owing to the graphene sheet being
atomically thin, doping techniques that are less intrusive and preserve a pristine lattice are desirable over the direct incorporation of dopant species into the basal plane, which can severely limit mobility [83]. In this Chapter, we show that the passivation of C-atoms residing adjacent to vacancy defects is over three orders of magnitude more efficient a doping mechanism than physisorption on basal plane C-atoms, the metric for comparison being conducting carriers donated per available C-atom in the graphene lattice. When leveraging naturally occurring edge defects as dopant sites, i.e. broken $\sigma$-bonds along edge C-atoms, a scaling trend of increased doping with reduced dimensions is observed and will exhibit pronounced control over the carrier density as large-area graphene sheets are scaled into nanometer features.

Most of the doping techniques shown to date on graphene operate on the mechanism of surface charge transfer; physisorption or intimate contact on a continuous and nearly vacancy-free basal plane. It has been shown that graphene doping can be induced by interactions with a number of materials such as physisorption of gasses [28], liquids [106], polymers [84], metals [85], and organic molecules [87]. Also, we have demonstrated in Chapter 3 that thin films of HSQ can be used to either n- or p-dope graphene by controlling the amount of incident energy [5]; the film undergoes a transition from H- rich to O-rich as it cross-links, corresponding to n- and p-doping, respectively.

Intrinsic graphene is thought to have a carrier density of $10^{11}$ cm$^{-2}$ [16, 107]; comparing this to the atomic density of monolayer graphene ($4 \times 10^{15}$ cm$^{-2}$), only 1 in 40,000 atoms contributes to conduction at room temperature. However, carrier densities on the order of $10^{14}$ cm$^{-2}$ can be induced by electrostatic doping [80]. Though doping by electrostatic gating is impractical for most applications, it provides evidence that the
carrier density in graphene sheets can be increased to more than 1,000 times the intrinsic density. Surface charge transfer induces only a weak carrier density in graphene, on the order of $10^{12}$ cm$^{-2}$, and is predicted to exhibit an effective charge donated per C-atom on the order of $1 \times 10^{-3} - 1 \times 10^{-2}$ carriers [85, 96, 108]. Techniques of inducing ultrahigh carrier densities in nanoscale graphene sheets, without significant reductions in mobility or requiring static power dissipation are highly sought. The passivation of naturally occurring defects along the edge of cleaved graphene sheets can provide an efficient and potentially effortless chemical doping route for widely tuning the conductance of nanoscale graphene devices. Many predictions have been made on the doping possibilities by graphene edge decoration with various species [109-112]. In addition, the elevated reactivity of the edge has also been studied in relation to the basal plane [113, 114], making edge defects a natural candidate for passivation. Along these lines, ammonia doping of fabricated graphene nanoribbons was thought to have a strong edge doping component [115]. Raman studies of diazonium salt functionalization of edges reveal that a defect-related peak (D-peak) at 1,350 cm$^{-1}$ is visible at the edges [116], and is attributed to covalent bonding of edge atoms with the doping species. In this work, we provide a direct comparison of the doping efficiency of edge defect sites versus physisorption on basal plane C-atoms on graphene sheets, highlighting intrinsic scaling laws unique to edge defect doping that are predicted to dominate in the nanoscale regime.

**4.2 Experimental Procedure**

The mechanical exfoliation of the graphene sheets used in this work is carried out under ambient atmospheric conditions, on thermally grown SiO$_2$ (300 nm) atop a heavily doped Si substrate, similar to Chapters 2 and 3. Monolayer graphene sheets are again first
identified by optical contrast then verified using Raman and AFM. A four-point contact metallization pattern is defined using EBL, followed by an e-beam evaporation of a Ti/Au metal stack (20 nm/80 nm) and a standard metal liftoff procedure. A short, controlled exposure to a 5 keV e-beam occurs for all graphene sheets during quick SEM imaging to obtain accurate geometries for subsequent edge patterning. Graphene devices are then pumped for 24 h at a vacuum of $1.5 \times 10^{-6}$ Torr before four-point electrical testing is performed under vacuum at room temperature to extract the intrinsic material properties. A pulsed-gate bias technique is used to minimize oxide and impurity hysteresis [117], which is verified by performing double sweeps of the gate bias.

A thin film of HSQ atop the graphene sheet is employed to provide both n-doping and p-doping to either the edge or basal plane [5]. By controlling the degree of cross-linking in the HSQ, n-doped and p-doped regions can be selectively patterned [95, 118, 119]. All graphene sheets go through a spin-on application of HSQ (30 nm), a bake (180 °C) and an application of appropriate dose to the edge and basal plane. The EBL dose is delivered using a JEOL JBX-9300FS 100 keV e-beam operating at a 2 nA beam current with a 4 nm spot diameter; $1.5 \times 10^{4}$ A/cm² current density. Lastly, the graphene sheets go through a develop in TMAH to remove uncross-linked HSQ. To define an n-doped basal region, a low dose of 200 μC/cm² is delivered to the film/graphene stack to avoid e-beam induced damage of graphene while at the same time providing a shift of the Fermi level (~200 meV) into the conduction band. To define a p-doped region, a dose of 2000 μC/cm² is used since it sufficiently outgases H from the film, making it O-rich.

All graphene sheets that are compared in this work are subject to identical process conditions to reduce process-induced variability between samples, and have nearly
identical widths. After the sheets are tested for their initial (pristine) response and spin-coated with the HSQ thin film, they are processed into two distinct devices: (1) n-doped edge and n-doped basal plane and (2) p-doped edge and n-doped basal plane. These are labeled as NNG and PNG sheets, respectively. For NNG sheets, n-doping is applied to the edge and basal plane by exposing the entire sheet to the uniform low e-beam dose. For PNG, p-doping is selectively applied to the graphene edge by exposing a narrow O-rich HSQ layer along the edge of the sheet to the high e-beam dose while the low dose is still given to the basal plane to induce similar n-doping. A minimal (~200 nm) high dose HSQ overlap onto the basal plane of the PNG sheet is achieved, thereby allowing for an independent study of the edge doping and basal plane doping components. An illustration of an NNG and PNG sheet is shown in Figure 21.

**Figure 21.** Illustration of NNG and PNG sheets. (a) An NNG sheet has an n-type basal plane from physisorption of molecular hydrogen (H\(_2\)) and an n-type edge from sp2 passivation with H. (b) A PNG sheet has an n-type basal plane from physisorption of H\(_2\) and a p-type edge from passivation with O. The O along the edge is provided by a cross-linked film of HSQ along the edge region.

Low-power Raman spectroscopy is performed on both the basal plane and edge of the graphene, Figure 22. A D-peak in the Raman spectrum is observed exclusively along the edge of the sheet, verifying a finite passivated edge defect population as well as the pristine quality of the basal plane.
Figure 22. Raman spectrum on the basal plane and edge of graphene sheets. (a) The Raman spectrum verifies monolayer graphene with a defect free basal plane. The edge region displays a D-peak at 1,350 cm⁻¹ indicating defect passivation. (b) Mapping of the positions where the Raman spectrum are taken. A thin film of HSQ is seen along the edge of the PNG sheet.

4.3 Basal and Defect Doping Techniques

Electrical testing on an NNG sheet reveals a significant negative shift in the minimum conductivity point compared to the pristine response, Figure 23a. This is caused by the charge-transfer from H to the graphene and is consistent with the n-doping previously reported [5, 96]. The novelty of this work lies in understanding the behavior of PNG sheets, where the competition between p-doped edges and an n-doped basal plane allows for a direct observation of the role of the edge doping component, Figure 23b. It can be seen that the PNG sheet displays a reduced shift of Vmin of 8 V. An NNG sheet has an n-doped edge resulting from sp2 H-passivation of dangling bonds on edge defects, as well as an n-doped basal plane due to physisorption of molecular H₂, Figure 21a. A PNG sheet has a p-doped edge resulting from O-passivation, and a similar n-doped basal plane resulting from H₂ physisorption, Figure 21b.
Figure 23. Gated electrical testing of an NNG and PNG sheet. (a) The NNG sheet exhibits a strong n-type doping resulting in a shift of Vmin by -35V from its pristine value. (b) The PNG sheet exhibits a suppressed n-type doping resulting in a shift of Vmin by only -8V from its pristine value. The suppressed doping for the PNG sheet is attributed to the p-type doping from the edge.

An SEM image of a PNG sheet with contact metallization is shown in Figure 24. A narrow O-rich region of heavily cross-linked HSQ is visible along the sheet edge, inducing O-passivated edge defects. NNG sheets are found to exhibit shifts of Vmin ranging from -40 to -28 V and PNG sheets exhibit shifts from -15 to -3 V. The variation in the pristine doping level of the NNG and PNG sheet is attributed to dopants trapped between the graphene and substrate. Despite thorough cleaning and sufficient dwell time under high vacuum, these doping levels will vary slightly between substrates; yet remain constant throughout processing.
Figure 24. SEM image of a PNG sheet. An HSQ strip with 200 nm overlap is clearly visible along the sheet edge. The HSQ is used to transition the edge doping to p-type doping.

A direct observation of edge doping is obtained by demonstrating NNG and PNG behavior on the same graphene sheet, Figure 25. An NNG sheet is compared to its pristine response and found to exhibit a -25 V shift of $V_{\text{min}}$. The edge is then transitioned from n-doping to p-doping via an EBL exposure; similar to all PNG sheets. It is found that by changing the polarity of only the edge doping component, a shift of $V_{\text{min}}$ of 13V (230 meV) is induced. SEM imaging of the NNG and PNG graphene sheet are shown in Figure 25b and 25c, respectively.
Figure 25. Demonstration of NNG and PPG functionality on the same graphene sheet. (a) Gated electrical testing reveals low intrinsic doping in the pristine sheet. Upon converting the sheet to NNG, a negative shift of $V_{\text{min}}$ by -25 V is observed, indicating n-type doping. Upon converting the NNG sheet to a PNG sheet, a positive shift of $V_{\text{min}}$ by 13 V is observed, indicating p-type doping from the edge. (b) SEM image of the NNG sheet. (c) SEM image of the same sheet after being transitioned to PNG.

In extracting the doping efficiencies, a detailed understanding of the HSQ doping mechanism is required. The process of spin-coating the HSQ resin precursor ($\text{H}_8\text{Si}_8\text{O}_{12}$) atop the graphene releases approximately 65% of its H-content in the form of volatile molecular H$_2$ [120]. Since this will diffuse out all surfaces of the film, it is assumed that a flux of H2 on par with ~30% of the resin’s content will reach the graphene surface. For a film thickness of 30 nm, and an HSQ molecular mass of 424 g/mol, the flux of H$_2$ to the basal plane of the graphene sheet should be on the order of $1\times10^{16}$ cm$^{-2}$, which is comparable to the atomic density of the graphene lattice. The binding energy of molecular H$_2$ to the pristine graphene surface should be on the order of 70 meV [121]. Although there is a slight preference (~10 meV) for the molecule to situate in the center of the graphene hexagon, the 200 °C bake of the film to remove solvent provides
sufficient energy for overcoming the 14 meV diffusion barrier of H\textsubscript{2} on the graphene sheet, making a uniform physisorption atop basal plane C-atoms likely [121]. Chemical doping via physisorption is the primary mechanism of charge transfer on the basal plane, as indicated by the lack of a significant defect population, verified by spectroscopy in Figure 22. The 5 keV e-beam exposure that occurs during SEM imaging is over an order of magnitude below the incident energy required for the sputtering of C-atoms [122], and will not generate vacancy defects on the basal plane. Similarly, the 100 kV e-beam of the EBL used to deliver the 200 μC/cm\textsuperscript{2} dose to the basal plane is below the \(\sim\)130 keV threshold for knock-on displacement of sp\textsubscript{2} bonded carbon [123], thus maintaining a pristine, physisorption doped, basal plane. Moreover, the dwell time of the e-beam over basal C-atoms is on the order of 10’s of nanoseconds for a 200 μC/cm\textsuperscript{2} dose, which is far below the sputtering rate for even 200 keV electrons, which is on par with 1 nm/s [124].

The edge of the graphene sheet is passivated through distinctly different mechanisms for the NNG and PNG sheets, which exhibit n-doped and p-doped edges, respectively. For the NNG sheet, a partially decorated H-passivated edge that is n-doped is assumed to result from the exfoliation process [111]. STM measurements of sp\textsubscript{2} hybridized graphite edges in air at room temperature have revealed edges passivated by H [125]. Additionally, the spontaneous disassociation of gaseous molecular H\textsubscript{2} and water vapor to form H-passivated edge defects has been shown to occur exothermically through a number of possible scenarios [126, 127]. Graphene sheet edges cleaved under ambient conditions with typical partial pressures of molecular H\textsubscript{2} preferably form sp\textsubscript{2} bonding [128]. The sp\textsubscript{2} H-passivated NNG edge that exists will donate unpaired electrons for conduction [109, 129]. The PNG O-passivated, p-doped, edge is generated through the
process of replacing H with O at passivated edge C-atom sites. This transition occurs through the mechanism of knock-on displacement of light H-atoms passivating the ribbon edge, which takes place at electron energies below the threshold for C-atom displacement [130]; i.e. H can be displaced while maintaining the graphene lattice. A similar mechanism of irradiation-induced selective expulsion of H from C-films was previously demonstrated using ion irradiation [131]. The 2,000 μC/cm² dose that is applied to the edge of the PNG sheet effectively outgases H from the HSQ film, which facilitates the transition from a H-rich to O-rich environment around the freshly de-passivated edge C-atoms [95]. The passivation of dangling σ-bonds along the edge of the graphene sheet with O has been studied previously and should contribute p-carriers to the conducting graphene p-system [132].

Regarding the extent of doping at the graphene edge, only a fraction of total available edge C-atoms will contribute to chemical doping; i.e. a mixed edge exists [36]. The instant the graphene edge is cleaved during the exfoliation process, which is identical for all NNG and PNG sheets, it is assumed that a fixed, and finite, population of edge C-atoms passivated with foreign species from the ambient environment or remain chemically reactive, whereas the remainder will become chemically inert through the process of C–C edge reconstruction. There are two primary mechanisms that govern the extent of edge passivation. The first is the fraction of the graphene edge that orients with a zigzag chirality, since this is the only edge state that is predicted to facilitate chemical passivation due to the large density of states near the Fermi level, which is absent for other orientations [133-135]. The second is the availability of potential passivating species, whose absence would result in an entirely reconstructed edge, as observed by
STM imaging under vacuum [136]. Based on an abundance of ultrahigh resolution STM and tunneling electron microscopy (TEM) imaging of graphene and sp2 hybridized graphitic edges cleaved in an identical manner to those produced in this work, approximately 30% of the graphene edge will oriented as zigzag [129, 137-141]. Graphene edges with a zigzag orientation have been shown to be highly chemically reactive and energetically unstable when un-passivated, making them subject to spontaneous and relatively effortless passivation with dopant species [113, 116]. Therefore, all edge C-atoms residing on zigzag portions of the sheet edge are expected to contribute to chemical doping.

The fraction of edge C-atoms participating in chemical doping is defined by the exfoliation process, which is identical for NNG and PNG sheets, and expected to remain fixed throughout the subsequent fabrication steps. The electron energies used to irradiate the graphene edge are below the values required for sputtering of C-atoms along the graphene edge or milling a new edge orientation into the sheet [122, 123]. We have verified this by exposing the HSQ-coated basal plane of a graphene sheet to the same e-beam dose used at the edge, and observed the maintenance of a pristine, defect barren, basal plane via Raman spectroscopy. The production of the PNG sheet involves the replacing of previously H-passivated edge sites with O, producing a p-type edge; thus the extent of edge doping is similar for both NNG and PNG sheets. With both sp2 H and O passivation predicted to contribute 1 carrier per passivated C-atom [109, 132], similar doping levels should exist for the NNG and PNG sheet edge.

4.4 Observation of Scaling Trend for Edge Defect Passivation
The intrinsic n-type edge of the graphene sheet and scaling trend for edge doping are experimentally observed on pristine devices. Here, a scaling law of increased doping with a reduction in dimension should exist. Multiple pristine graphene sheets of varying dimension are fabricated on two separate substrates (defined as a batch). The carrier density is carefully extracted and plotted as a function of the sheet’s width, Figure 26. All substrates are thoroughly cleaned before the application of the exfoliated graphene sheets. Once applied, the sheets are cleaned using a copious solvent rinse, and then placed under a vacuum of $1.5 \times 10^{-6}$ T for 24 h before performing 4-point electrical testing at room temperature. Due to limitations in the exfoliation process, obtaining more than four high-quality graphene samples within a batch is difficult to achieve. A scaling law characteristic of edge doping, p-doping to increasingly stronger n-doping as the n-type edge gains dominance, is observed for all graphene sheets within a batch. The apparent background p-doping on the basal plane is attributed to adsorbates from the ambient environment [16], possibly pinned between the substrate and graphene sheet, whose doping contribution changes between batches, but is found to remain relatively constant within a batch; exhibiting similar values for flakes of similar dimensions but at different locations on the substrate.
Figure 26. Initial observation of the scaling trend associated with edge doping. The ask-cleaved graphene flakes have an intrinsic n-type edge doping (due to H-passivation from the ambient environment) and a p-type basal plane (from physisorption and process residue). As the width of the graphene flake is decreased, a transition from p-type devices to increasingly stronger n-type devices is observed as the edge begins to dominate the carrier density.

4.5 Extraction of Doping Efficiencies per Basal and Edge C-Atom

A model is developed to extract the charge donation efficiency for edge and basal C-atoms, based on the observed shift of Vmin from multiple fabricated NNG and PNG sheets, Figure 23. All sheets were chosen to have a nearly identical width of 2.2 μm, defined by the exfoliation process. The length of the graphene sheet is defined by the contact metallization spacing, which is set at 3 μm to avoid doping from the adhesion layer metal into a significant portion of the graphene channel [142, 143]. Initially an entirely zigzag chirality is assumed for the orientation of the sheet edge. The total number of edge and basal plane C-atoms for the graphene sheet are extracted based on the chaining of an edge and basal unit cell, which dictates eight C-atoms per 0.983 nm of edge length and 16 C-atoms per 0.4217 nm² of basal plane, respectively. These values are
derived using a 2.46 Å lattice constant for the hexagonal C-sheet [22].

The extent of doping along the graphene edge is added to the complexity of the model by scaling back the number of edge atoms that are predicted to contribute to chemical doping; i.e. passivate. First, the effect of edge roughness is accounted for by scaling up the number of available edge C-atoms by a factor of 1.5 to account for added surface area along the contours of the cleaved edge. Second, the number of contributing edge C-atoms is scaled down by a factor of 0.3 to account only for portions of the graphene edge that orient with a zigzag chirality, which is the only orientation expected to facilitate passivation [133-135]. Both of these values are extracted based on a large sampling of high resolution STM and TEM imaging of graphene and graphitic edges produced in a similar manner to all graphene sheets used in this work [125, 129, 137-141].

The purpose of developing this model is to extract the doping efficiency for edge \((\chi_E)\) and basal \((\chi_B)\) C-atoms, in a metric of carriers donated per C-atom, based on experimentally observed shifts in the bulk carrier density between NNG and PNG sheets. By observing the role the edge plays in suppressing the n-type doping for a PNG, resulting from the competing polarity of the p-type edge and n-type basal plane, such an extraction can be made. The total carrier density in the graphene sheet \((n_{\text{sheet}})\) can be expressed as the joint contribution of the basal and edge component:

\[
\begin{align*}
n_{\text{sheet}} &= n_E + n_B \\
\text{where,} \\
n_E &= \text{atoms}_E \times \chi_E \\
n_B &= \text{atoms}_B \times \chi_B
\end{align*}
\]
Here, atoms_{E} and atoms_{B} represent the total contributing edge and basal plane C-atoms, respectively. For NNG sheets, the edge and basal component sum, while for PNG sheets these components subtract. The carrier density is again tied to the position of V_{min} through the relation provided in Equation (1) where C_{ox} in the devices produced in this work is 11.6 nF cm\(^{-2}\) for 300 nm of SiO\(_2\). For PNG devices, an approximate 200 nm overlap of the cross-linked HSQ onto the basal plane of the sheet, verified by ultrahigh resolution SEM, is taken into account by reducing the n-type basal region, and adding a finite p-doped basal region [5]. A range of likely basal plane efficiencies, based on previously reported predictions for physisorption, from \(1 \times 10^{-5} \text{ – 1} \times 10^{-3}\) carriers per C-atom is initially assigned to \(\chi_{B}\) [85, 96, 108]. For each specific estimate for \(\chi_{B}\), the corresponding value of \(\chi_{E}\) that produces the observed bulk carrier density in the graphene sheet can be determined. The result is a solution set of unique pairs of \(\chi_{E}\) and \(\chi_{B}\), spanning all values of \(\chi_{B}\) that fall within the predicted basal plane physisorption range. These solution sets are produced for both NNG and PNG sheets. For NNG sheets, a range of V_{min} shifts from -40 V to -28 V was observed, with the mean falling at -34 V. For PNG sheets, a range from -15 V to -3 V is used, with the mean falling at -9 V. The true values of \(\chi_{E}\) and \(\chi_{B}\) lie at the intersection of the NNG and PNG curves, i.e. the \(\chi\) pairs that satisfy the observed behavior of both type sheets, Figure 27.

The spread of projected values for \(\chi_{E}\) and \(\chi_{B}\) is indicated by the intersection of the solutions for the PNG and NNG sheets, indicated in bold outline in Figure 27. The true \(\chi\) values are taken at the intersection for the mean curves for both sheets, indicated with a dot. The results in Figure 27 reveal that the passivation of C-atoms residing adjacent to vacancy defects contribute close to .85 carriers per C-atom, while physisorption atop
basal plane C-atoms contributes close to $5.5 \times 10^{-4}$ carriers per C-atom. This makes the passivation of edge defects over three orders of magnitude more efficient than basal plane physisorption, as a route towards chemical doping. The value obtained for $\chi_E$ lies close to the expected value, which should reside around one carrier per atom for sp2 H-passivation and O-passivation [109, 132]. A strict upper limit on the potential for edge passivation is indicated in red, with two carriers per atom being possible through the pyrolic N-passivation of graphene defects [144]. Donation efficiencies beyond this value are unlikely. Similarly, edge charge donations below 0 carriers per atom represent v pairs that are not possible for PNG sheets. The extremes of the model do slightly predict values residing in these forbidden ranges, this error is related to variability in the experimental fabrication arising from minor deviations in width of the graphene sheets and basal plane overlap of the cross-linked HSQ on PNG sheets. An estimation of $\chi$ is also extracted from the wider graphene sheet in Figure 25 and found to lie within the outlined spread in Figure 27; with $\chi_E$ predicted to be 1.1 carriers per C-atom. This wider sheet behaves as expected, with the edge having less influence on the overall carrier density; a lower n-doping for the NNG sheet and a weaker shift from the p-doped edge of the PNG.
Figure 27. Extraction of the carriers donated per C-atom in the graphene lattice for vacancy defect passivation and physisorption. Based on the experimentally observed shift of V\text{min} for multiple NNG and PNG sheets, curves representing all pairs of $\chi_E$ and $\chi_B$ that could produce the observed doping level in the sheet are plotted. NNG sheets are plotted for the experimentally observed shifts from -40 to -28 V, with the mean falling at -34 V. PNG sheets are plotted for experimentally observed shifts from -15 to -3 V, with the mean falling at -9 V. The intersection of the NNG and PNG curves, outlined in bold, represents the possible values for $\chi$. The true values for $\chi_E$ and $\chi_B$ are taken as the intersection of the mean curves, marked with a dot. It is found that charge donation for physisorption atop a basal atom is on the order of $5.5 \times 10^{-4}$ carriers per C-atom and 0.85 carriers per C-atom for edge atoms. This indicates that edge atoms, or C-atoms residing adjacent to vacancy defects, are over three orders of magnitude more efficient than basal plane atoms as a route towards chemical doping.

The values of $\chi_E$ and $\chi_B$ can be similarly extracted from the scaling law identified on pristine graphene sheets of varying widths, Figure 26. Based on the observed shift of carrier density as the graphene sheet dimensions are reduced, and assuming that similar basal plane doping exists for all devices within a batch, the contribution of edge and basal atoms is calculated using an iterative technique. It is found that for both batches, the value of $\chi_E$ converges to a range of 0.5–1 carrier per edge C-atom, while $\chi_B$ converges to a range of $0.5 \times 10^{-4}$ to $2 \times 10^{-4}$ carriers per basal C-atom. These $\chi$ values are slightly less...
than those estimated from the NNG and PNG sheets. The difference is a result of changing the basal plane dopant species between the pristine graphene and HSQ-doped (NNG/PNG) sheets. The basal plane of the pristine graphene sheets is expected to be doped by O and atmospheric adsorbents [16]. The efficiency of basal plane doping is dependent on how close the dopant molecule is to the surface of graphene [121]. The physisorption of H for the NNG and PNG sheets is expected to have a more intimate contact with the basal plane of the graphene sheet than atmospheric adsorbates [108], Figure 26, resulting in more efficient doping. An underestimation of the basal plane doping efficiency for pristine sheets results in a similar under estimation of the edge doping component. Despite these variations in the estimates for $\chi_E$ and $\chi_B$, the passivation of edge defects is still predicted to be over three orders of magnitude more efficient. This scaling trend, observed in Figure 26, is unique to edge doping and is highly desirable as a combatant to the onset of LER-limited mobility at narrow dimensions [145]. Based on the analysis presented in this work, a single passivated edge C-atom could provide the equivalent carrier injection to that of physisorption atop a 7 nm $\times$ 7 nm basal plane region. Additionally, this work highlights the necessity of carefully controlling the edge chemistry in nanoscale graphene devices. The heightened reactivity of the graphene edge in comparison to the basal plane makes it an attractive candidate for effortless chemical doping [113, 116], both deliberately and unintentionally. As large area sheets are patterned into nanometer features, variability in the edge passivation can begin to significantly impact the bulk carrier density, resulting in conductance modifications. Plasma etching techniques can provide interesting avenues for controlling and exploiting the edge chemistry of etched graphene devices.
In conclusion, we have directly probed two fundamental routes for chemically doping graphene sheets and shown that passivation of dangling $\sigma$-bonds from vacancy defect sites is inherently over 1,000-fold more efficient than physisorption on a defect-free graphene lattice, in terms of carriers donated per contributing C-atom. We have carefully extracted the chemical doping efficiencies of edge and basal atoms, in a metric of carriers donated per C-atom and present values of 0.85 and $5.5 \times 10^{-4}$, respectively. Using electron beam lithography for edge passivation, the interplay between doping via edge C-atoms and the basal plane physisorption was directly observed on the same graphene sheet. The leveraging of naturally occurring defect sites along the edge of a cleaved or etched graphene sheet exhibits an inherent scaling law of increased doping with reduced dimensions; carrier density growing by an order of magnitude with every 10 times reduction in width. This trend, observed here experimentally on pristine graphene, will induce large carrier densities at nanoscale widths, making it dominant over other chemical doping techniques. This Chapter demonstrates the capability of naturally occurring defect sites along the edge of graphene sheets to provide a route towards ultra-high carrier densities in nanoscale graphene systems requiring high conductance.
CHAPTER 5

DEMONSTRATION OF EDGE-DEFECT DOPING

5.1 Motivation for the Chapter

This Chapter is motivated by key findings in Chapter 5 and experimentally probes the passivation of edge defects in graphene interconnects. Specifically, this chapter is motivated by (1) the overwhelming efficiency of defect passivation over basal physisorption, (2) the apparent limit to carrier densities possible through interactions with the basal plane, and (3) the apparent scaling trend associated with edge doping (increased carrier density with reduced dimensions). Here, we focus on confirming the scalability of edge doped interconnects, identifying (CMOS-compatible) techniques of applying edge doping, and modeling the resistivity of sub-50 nm edge doped graphene interconnects.

During “in situ” doping, we aim to introduce dopant species during either the growth or transfer step for eased and more efficient edge passivation with dopant species. In regards to growth, these dopants could be introduced into a variety of growth techniques, including sublimation of Si from SiC [57], CVD [48], or even in the transfer/patterning of such CVD graphene films [49].

A number of doping techniques for graphene have been previously explored, the majority of which have focused on surface charge transfer to the graphene sheet. These doping techniques have been shown to have a relatively weak charge contribution, on the order of $10^{-4}$ carriers per basal atom [96], typically limiting the induced carrier concentrations to around $5\times10^{12}$ cm$^{-2}$. Doping from physisorption of gaseous oxygen and water vapor [16], ammonia [108], and carbon monoxide have been previously explored [28]. Doping from charge transfer of films of various metals [142, 146], polymer
electrolytes [104], diazonium salts [84], aromatic molecules [147], and polyethyleneimine have been explored [86]. It has been previously suggested that nitrogen edge functionalization [115], by means of electrically annealing graphene nanoribbons in an ammonia environment is capable of inducing moderate n-type carrier concentrations. Similar techniques of n-type doping through nitrogen defect passivation on the basal plane of graphene sheets have been probed by reduction in graphene oxide in an ammonia environment [148], introduction of ammonia to the CVD growth process [83], arc discharge in an H₂ and ammonia environment and exposure to a low-power ammonia plasma [82, 149]. Most previous techniques rely on post-growth doping, which is inherently weaker and less efficient than the in situ doping technique demonstrated in this work. In addition, in some of these techniques, increased carrier concentration comes at the cost of an increased basal plane defect density, characterized by the emergence of a prominent D-peak during Raman imaging and poor mobilities of 200 – 400 cm²/Vs [83, 150].

5.2 Experimental Procedure

Graphene devices in this work are exfoliated from Kish graphite onto 300 nm of thermally grown SiO₂ on highly doped silicon (to serve as a back-gate). Cleaning of the substrate is preformed prior to exfoliation—the substrate is baked for 1 h at 400 °C in a nitrogen ambient (N-ambient). An N-ambient is produced using a Terra Universal Dual Purge system. Relative humidity is monitored in situ and kept below 5% using a 4700 SCCM high-flow purge of N₂. An internal positive pressure of ~180 mT is maintained. Exfoliation of the graphene sheets is carried out in the same N-ambient, without removal of the substrate, using a procedure similar to exfoliation in air presented previously in
Chapter 2. The substrate is then removed from the N-ambient and monolayer and few-layer graphene devices are identified optically and verified using Raman spectroscopy. All processing steps post-exfoliation are kept below 200 °C to ensure that the N-passivated bonds remain intact. Nitrogen passivation has been previously probed using x-ray photoelectron spectroscopy and shown to have binding energies on the order of 400 eV [144], making it robust throughout the processing temperatures used in this work. Contact metallization is patterned using electron beam lithography and a metal evaporation of Ti/Au (20 nm/80 nm) followed by a liftoff procedure. The devices are then pumped for 24 h at a pressure of 1.5×10^{-5} Torr before performing four-point electrical testing under vacuum. A pulsed gating technique is used to minimize hysteresis from previous gate sweeps and identify true values for the minimum conductivity point [117]. A double-sweep of the gate voltage is performed on all devices to verify the suppression of the hysteresis and Vmin stability with multiple sweeps. SEM images are taken post-electrical testing to determine the graphene interconnect linewidth.

5.3 Scaling Edge Doped Interconnects

Electrical testing of two representative devices is shown in Figure 28a. These devices are on the same substrate and both devices are n-doped but the carrier concentration at zero gate bias is different between the two. The corresponding SEM images of the graphene flakes are shown in Figure 28b. The devices are found to exhibit mobilities in excess of 5,000 cm²/Vs.
Figure 28. Gated electrical testing of two graphene sheets exfoliated in a nitrogen-rich environment. Having the dopant specie present as the interconnect is freshly cleaved results in efficient passivation of the edge. (a) Testing of the two devices reveals two different levels of n-type doping. (b) SEM imaging reveals that the narrower of the two sheets exhibits a larger n-type doping.

Raman spectroscopy is performed on the graphene basal plane in Figure 29. The lack of a D-peak for the devices studied in this work indicates that a pristine basal plane, with minimal defect density, is maintained when using this technique.

Figure 29. Raman spectroscopy of a graphene sheet exfoliated in a N\textsubscript{2} glovebox reveals a pristine basal plane. No D-peak is observed, indicating a basal plane free of defects.
Multiple in situ doped graphene devices across four separate process batches are fabricated and tested for their electrical response. Electrical measurements of all devices reveal n-doped graphene, from the negative values of $V_{\text{min}}$, Figure 30a. The carrier density as a function of flake width is plotted, Figure 30b. A trend of increased n-type doping with reduced flake dimensions is observed for all devices within a batch, indicated by dashed lines. Since the number of edge dopant species remains fixed with width scaling, an increasing n-type carrier concentration is observed.

**Figure 30.** Experimental verification of the scaling trend associated with edge doped interconnects. (a) Gated electrical testing of multiple interconnects with varying linewidth. (b) A plot of the carrier density of these devices versus the interconnect width reveals increasing n-type doping with scaled dimensions. Positive values of the carrier density represent n-type carriers.
The n-type doping of the graphene ribbons (GR) is attributed to nitrogen passivation of dangling σ-bonds along the ribbon edge - these dangling bonds are thought to occur at the time of cleaving during the exfoliation process. It can be seen that there is a small Vmin offset between substrates. This variation is attributed to basal plane doping from process-related residues, which despite thorough cleaning, induce a small background doping level. Though this doping offset varies between process batches, it is reasonable to assume that it remains fixed within a single batch since the substrate and all devices fabricated atop it are exposed to identical process conditions. Additionally, devices of similar widths but within the same substrate exhibit comparable doping, indicating little spatial variation in doping within a given substrate.

5.4 Identification of Techniques for In Situ Edge Doping

Graphene defect sites can undergo various C–C reconstructions in an attempt to form a stable lattice. In terms of defect passivation with foreign elements, zigzag edges are of greater significance than armchair edges due to their large density of states near the Fermi level [36, 151-154]. This has been verified experimentally through scanning tunneling microscopy imaging along the edge of graphene sheets [137]. Zigzag edges with dangling σ-bonds are not stable and have a natural tendency to undergo reconstruction in the form of two adjacent hexagons transitioning into one heptagon and one pentagon [127, 155-157]. For this reason, when attempting to passivate defects of fresh graphene vacancies, the choice of element for passivation must provide an energetically favorable alternative to C–C reconstruction. Nitrogen passivation of dangling bonds has been shown to be capable of providing a stable alternative [158-160]. In addition to this, it has been shown that incorporation of nitrogen into the graphene
lattice is most energetically favorable along the ribbon edge [158, 160], providing in situ nitrogen doping with an inherent spatial selectivity of decorating only the edge of the GR. Doping using this technique occurs through the generation of pyridinic-N and pyrrolic-N lattices [144], who donate 1 and 2 conducting electrons to the $\sigma$-system, respectively.

In situ doping of graphene is especially attractive as a counterpart to the growth or transfer of graphene from various substrates (post-growth) such as SiC, Cu, Ni. Defects are currently an unavoidable reality to the fabrication of graphene devices. Defects have been shown to be generated during the growth of epitaxial graphene [161], CVD growth and transfer [83], the reduction in graphene oxide [59], the tailoring of graphene via etching [35], and exposure of graphene to electron beam irradiation [162]. It has been shown that stable [45], un-passivated, basal-plane defects in the form of Stone–Wales configurations and interstitial-vacancy recombination can readily exist in graphene sheets [163, 164]. These defects induce short-range scatterers to the material, whose role is to limit mobility at high carrier concentrations [29]. It has been observed that in the event of defect generation in vacuum, C–C reconstruction will occur rapidly, with a stable un-passivated defect site forming in a matter of seconds [136]. The in situ doping technique presented in this work demonstrates that by performing the graphene growth process in an environment rich with the passivating specie, passivation at the time of defect generation can lead to an efficient conversion of un-passivated defects to dopant sites, with unique opportunities for spatial selectivity. By employing in situ doping of edge defect sites alone, n-type carrier concentrations on the order of $1.5 \times 10^{12} \text{ cm}^{-2}$ can be observed while maintaining high mobility. Edge doping is speculated to provide a robust, long-term doping mechanism for graphene, given the energetically stable structure of an
N-passivated edge. Post-passivation, the edge is predicted to become chemically inert, and provide a constant doping, excluding the breaking of N–C bonds or generation of fresh defects.

5.5 Extrapolation and Modeling of Edge Doping Trend

A model is developed to benchmark the performance of edge doped GNR interconnects. Regarding GNRs at the local interconnect level, reduced latency over Cu is expected to stem from the confluence of geometrical and electrical advantages of graphene. The 2D geometry, alone, of the graphene sheet will result in significant reductions in the line-to-line capacitance ($C_{\text{line}}$) over Cu. GNRs with moderate LER scattering are expected to outperform Cu in regards to the RC delay at 9 nm linewidths due purely to these reductions in $C_{\text{line}}$ [71]. The focus of this thesis is to provide a CMOS-compatible means of combating LER in order to increase the linewidth at which GNRs can outperform Cu interconnects in regards to this RC delay. It should be noted that peripheral benefits relating to electromigration failure are expected as well, but discussed elsewhere [4].

The starting point for this model is to extrapolate the carrier density of an edge doped GNR down to sub-50 nm linewidth. Specifically, the experimental scaling trends shown in Figure 26 and Figure 30 will be extended using a simple model. A GNR interconnect is constructed based on a lattice constant of 2.46 Å [22], which yields eight available edge C-atoms in the graphene lattice for every .93 nm of GNR length. Each passivated edge C-atom is predicted to contribute .85 carriers to the conducting $\pi$-system based on the value of $\chi_E$ obtained in Figure 27. For this model, we will assume that all C-atoms along the GNR edge are passivated with N. Our GNR is subject to realistic
levels of LER comparable to that observed experimentally in our process [3, 74]. While reducing mobility as described in Equation (1) of Chapter 1, this LER will also increase the number of edge atoms and as such we scale up the available edge C-atoms by a factor of 1.2. As expected, an order of magnitude increase in the GNR carrier density is observed for every $10\times$ reduction in interconnect linewidth. This is shown below in Figure 31.

![Figure 31](image)

**Figure 31.** Modeling of the scaling trend for the carrier density in efficiently edge doped GNRs.

Based on this extrapolation, it can be seen that the contribution to carrier density from edge passivation, alone, becomes comparable to basal plane physisorption at 1 μm linewidth; basal techniques are limited to values below $1\times10^{13}$ cm$^{-2}$. Below 1 μm, the edge continues to gain dominance and ultimately approaches carrier densities beyond $1\times10^{15}$ cm$^{-2}$ at a 10 nm linewidth. Aside from the benefits of increased carrier density, fluctuations in the edge passivation of fabricated devices can lead to significant device-to-device variability for GNRs. For example, when using a plasma to etch nanoscale
GNRs, the composition of the plasma may need stricter process control to avoid variations in the edge passivation, carrier density, and resistivity while being patterned.

We extend our model to provide a preliminary assessment of GNR resistivity in comparison to 1:1 AR Cu interconnects. While a complete system-level modeling is beyond the scope of this thesis and provided elsewhere [17, 68, 69], a preliminary assessment can provide a foundation for future research. We begin by taking a graphene sheet with a length (L) set at 500 nm and variable linewidth (W). We support the GNR with an underlying SiO₂ dielectric. The phonon-limited mobility of graphene on oxide will limit the values of μ to 40,000 cm²/Vs [19]. The Fermi level in the graphene sheet will be initially pinned at 520 meV, representing a basal physisorption-inducing intrinsic carrier density of n = 5×10¹² cm⁻². This value is on par with the limits to basal plane doping as well as a value of χₐ = 5.5×10⁻⁴ carriers per C-atom in the lattice [6]. Two interconnect models are generated. An intrinsic GNR will have no chemical passivation of the edge contributing to doping (i.e., an entirely C-C reconstructed edge). An edge doped GNR will have entirely N-passivated edge atoms and whose carrier density follows the trend of Figure 31. Both GNRs will be subject to experimentally observed LER-limited mobility that is published in our sister work [74]. This LER-limited mobility will take the form of Equation (3) in Chapter 1 and is applied using Matthiessen’s rule. The resistivity of these GNRs are compared with optimistic projections for the resistivity 1:1 AR Cu in Figure 32 below [1, 17].
Figure 32. Resistivity scaling of intrinsic and edge doped GNRs based on simplified graphene models. The onset of LER-limited mobility is applied at linewidth below 50 nm. Edge doped GNRs show orders of magnitude lower resistivity than intrinsic GNRs, while outperforming Cu for a narrow window of linewidth.

It can be seen that intrinsic GNRs and/or GNRs doped through basal plane physisorption techniques, which are subject to current levels of LER, exhibit resistivities nearly an order of magnitude above 1:1 AR Cu interconnects. However, with the application of edge doping, GNRs are expected to provide lower resistivity down to 20 nm linewidths. It should be noted that these GNRs are subject to drastic LER-limited mobility comparable to current processing maturity. As the LER is smoothed out, the GNR resistivity will continue to improve and extend graphene’s performance to larger linewidths.

In conclusion, it is shown that in situ doping techniques are highly attractive for the efficient incorporation of dopant species into the graphene lattice. By carrying out the exfoliation of graphene in a N-ambient, the dopant specie can play an active role in minimizing C–C reconstruction by passivating defect sites, thereby producing n-type
GNRs. The presence of the passivating specie at the moment of defect generation is thought to be essential to the minimization of un-passivated defect sites, whose only role is to limit graphene’s mobility. In situ doping techniques are highly attractive as counterparts to the growth and transfer processes, where natural kinetics can be exploited to provide unique avenues for the direct embedding of dopant atoms, an opportunity lacking in post-growth doping techniques. Modeling efforts of edge doped GNRs suggest that the carrier density will increase by an order of magnitude for every 10× reduction in linewidth. Below 1 μm linewidth, edge doping is expected to dominate over surface physisorption techniques and provide a path towards lower resistivity interconnects when compared to Cu.
CHAPTER 6

PERIPHERAL APPLICATION IN NON-VOLATILE MEMORY

6.1 Motivation for the Chapter

In the process of exploring techniques for removing charged impurity scatterers in graphene using dielectric screening [165, 166], we unearthed a novel technique of enhancing the hysteresis in graphene devices. The unique 2D nature of graphene presents a wealth of opportunity to disrupt the state of the art for a number of devices beyond interconnects, including non-volatile (Flash) memory. Here, we present a novel device design capable of room temperature hysteresis beyond what was previously capable in carbon electronics.

Atomically thin carbon devices are highly attractive for sensor applications, owing to their heightened dependence of bulk conductance to adsorbates and charges in the vicinity of the channel [28]. Historically, the ability of such devices to sense relied on a modification of the carrier density by the external species, which trickles into a measurable deviation in conductance [167]. Memory applications are perfect niches for such carbon devices, where a drive for operation based on single-electron sensitivity exists [168, 169]. Thus far, the most promising memory devices in CNTs and GNRs have taken the form of floating-gate architectures, where hysteresis from the screening of locally pinned charge results in a shift in carrier density and, ultimately, a displacement of the threshold voltage [169]. However, such devices require a bandgap and are limited to low-temperature operation [167], with gapped GNRs being additionally plagued by vast reductions in mobility [34]. New routes for producing hysteresis and enhancing the sensitivity of quasi-2D systems are expected to have a far-reaching impact for carbon
In this Chapter, we present a fundamentally new approach to producing hysteresis in graphene devices. Field-driven injection of charge into the underlying SiO$_2$ substrate is used to modify the layout of charged-impurity scatterers seen by the graphene channel. By coating the device with the dielectric material dimethylformamide (DMF), “low-conductance” and “high-conductance” states are observed by disrupting and reinstating the dielectric screening process. Here, external species modify the conductance through their role as scatterers rather than dopants. This paradigm shift in the sensing mechanism is expected to excite new avenues for ultrahigh sensitivity in carbon devices. Atomically thin carbon devices offer the possibility of designing nanoscale ballistic systems that become diffusive by the addition of a single scattering charge.

6.2 Experimental Procedure

Devices are fabricated using mechanically exfoliated graphene applied to a Si substrate with 300 nm of thermally grown oxide [16]. The application of graphene occurs while the substrate is at an elevated temperature ($> 200 \, ^\circ\text{C}$) to fully desorb bound water molecules [171], allowing for an intimate contact. The graphene flakes on scotch tape are loaded into a standard glovebox that maintains a dry N$_2$ environment. The substrate is prepared using a solvent rinse and a 10 s exposure to a low-power oxygen plasma to remove organic residues. The substrate is loaded within the same glovebox and placed on a hot plate at 300 $^\circ\text{C}$ to bake for 24 h. The graphene is applied via gentle pressure to the scotch tape in contact with the hot substrate surface. The substrate is then removed from the hot plate/glovebox for further processing. Monolayer graphene is identified by optical contrast and verified using AFM and Raman spectroscopy [172]. Contact metallization is
patterned using electron-beam lithography, followed by evaporation of a Ti/Au (20 nm/80 nm) stack. A total of 15 devices were fabricated. The channel length is defined by the inner contacts and is pinned at 3 μm to avoid doping effects from the metallization. The channel width is defined by the exfoliation. The device is pumped for 24 h at a vacuum of 1.5×10⁻⁶ Torr to remove atmospheric adsorbates. When drop casting is performed, the vacuum is broken and a loop of the back-gate bias is continually pulsed using hold and off times of 1 and 15 ms, respectively. Four-point electrical testing at a 50-mV drain–source bias is used to remove contact resistance (r_c) from our measurements. However, r_c was extracted by comparing the four-point to two-point measurements and found to be ~30 Ω, which is over an order of magnitude below our channel resistance. Four-point testing and a pulsed back gate are used for all measurements in this letter.

6.3 Demonstration of Room-Temperature Hysteresis

Electrical testing of a single device is shown in Figure 33. The pristine device is exposed to the ambient environment and exhibits no observable hysteresis Figure 33a. After 30 s of ambient exposure, a 10-μL film of DMF is drop cast using a microsyringe. A 3-min break-in time is attributed to mechanical settling of the probe tips, which could be disturbed during the drop casting, as well as the formation of a significant trap population below the channel. A stable room-temperature conductance gap of nearly one order of magnitude (2–20 e²/h) is demonstrated, Figure 33b. The low-conductance state on the forward sweep is on par with the pristine unscreened conductance state observed in Figure 33a. The high-conductance screened state agrees with the previous values for DMF coating of graphene [165], confirming that the hysteresis results from a turning-on
and a turning-off of the dielectric screening process. The values presented in [171] were internally verified on a batch of devices in our setup. After 8 min, the hysteresis becomes unstable due to evaporation of the DMF.

Figure 33. Demonstration of a non-volatile graphene memory device. (a) Gated electrical testing of a pristine graphene sheet atop a SiO\textsubscript{2} dielectric reveals no hysteresis. Pulsed-gate testing is used to remove charge trapping in adsorbates. (b) An overlying screening dielectric is applied and a room-temperature hysteresis of nearly one order of magnitude is observed.
6.4 Explanation of the Hysteresis Mechanism

Mobility in graphene devices is severely limited by charged impurities in the vicinity of the channel [20], resulting in significant reductions in conductance. Coating graphene with a dielectric has been shown to be capable of screening charged impurities. Over one order of magnitude improvement in conductance with proper selection of the dielectric and a heavily scattered channel is possible [106, 173]. There are two fundamental mechanisms that drive hysteresis in carbon devices supported by SiO₂. The first is charge trapping of adsorbed water vapor and hydroxyl groups on or in proximity to the carbon channel [174]. The second mechanism involves field-driven emission of charge from the carbon channel into the underlying substrate [169, 175]. The millisecond back-gate pulse times used in this work occur on a time scale more rapid than the charge-trapping time associated with atmospheric adsorbates, which are on the order of 0.1–10 s [117], making charge injection from the graphene the primary driver of hysteresis. Modeling of the injection of electrons from CNTs into the underlying oxide has been previously carried out [175, 176]. The injection and release of electrons locally embedded in the SiO₂ are functions of the electric field (E_{int}) at the channel/oxide interface. The magnitude of E_{int} is a function of the external potential, which is dominated by the carrier density (\( n \)) in the graphene device. The back-gate voltage is tied to \( n \) through the expression provided in Equation (1). Here, \( C_{ox} \) for 300 nm is 11.6 nF/cm², and \( V_g - V_{min} \) is the displacement of the minimum conductivity point (i.e., where the Fermi level is pinned in the vicinity of the Dirac point) from zero gate bias. Carrier densities beyond \( 2 \times 10^{12} \) cm⁻² should exist in the graphene sheet at the extremes of the gate voltage loop. Based on our AFM measurements, the graphene sheet is taken as a 3.5 Å-thick uniform plane of charge
An intimate contact with the substrate, which is oxide coated with a single layer of silanol groups, is assumed given the elevated temperature of the substrate during exfoliation \([171, 177]\), producing an interfacial spacing of approximately 1 Å (\(d_{\text{int}}\)). The magnitude of the electric field resulting from the charge in the graphene channel can be expressed using the Poisson equation:

\[
E_{\text{int}} = \frac{qn}{\varepsilon}d_{\text{int}}
\]

This results in electric fields at the interface on the order of 0.2 V/nm, which is comparable to the breakdown field for SiO₂ \([169, 178]\), facilitating the local embedding and release of electrons directly from the channel.

Injected electrons into the oxide reside close the carbon/SiO₂ interface at depths on the order of 3 nm \([117, 175, 176]\). The Thomas–Fermi screening length (\(\lambda\)) for graphene is defined as \(\lambda = 1/(4k_F\alpha)\), where \(k_F = (\pi n)^{1/2}\) and \(\alpha = 2e^2/hv_f (K_1 + K_2)\) \([106]\). For this specific system, \(K_1\) is the dielectric constant of SiO₂, and \(K_2\) is the dielectric constant of DMF, which are \(\sim 3.9\) and \(\sim 36\), respectively. Assuming a carrier concentration of \(n = 1 \times 10^{12} \text{ cm}^{-2}\), the screening length for injected charge is over 25 nm. Since the charge from the graphene is injected at narrow depths, even multilayer graphene systems are not sufficient to effectively screen trapped oxide charge, resulting in a residual electric field penetrating into the DMF film. An explanation of the hysteresis mechanism is shown in Figure 34. At large positive values of the gate bias, electrons are emitted from the graphene and embedded into the underlying oxide, producing a new scattering layout of negatively charged impurities. The result of these scatterers is a low-conductance (unscreened) state observed on the leftward sweep of the gate bias. These scatterers are
eventually released at large negative values of the gate voltage, ushering a return to the high-conductance (screened) state seen on the rightward sweep of the gate bias.

**Figure 34.** Explanation of the mechanism of hysteresis. (1) At large positive values of the gate voltage, electrons are emitted from the graphene channel and embed at shallow depths in the underlying gate dielectric. (2) These embedded electrons disrupt the dielectric screening process, and function as charged impurities working to lower the conductivity. (3) At large negative values of the gate voltage, the electrons are released from the oxide. (4) Once the electrons are released, a return to the high conductance state is observed.
From a scalability standpoint, the operating voltage required for charge injection, i.e., switching, can be vastly reduced by thinning the gate dielectric beyond 300 nm. In terms of the conductance gap, atomically thin carbon devices (CNTs and GNRs) offer an entirely unique platform for ballistic transport across micrometer lengths. The ultimate limit for devices leveraging single-electron sensitivity is first envisioned here, where the transition between ballistic and diffusive transport can occur in graphene channels from the self-emission of a lone charged scatterer.

In conclusion, a graphene device exhibiting a room-temperature conductance hysteresis of nearly one order of magnitude has been demonstrated. It is shown that, by coating graphene with a dielectric, a transition from a screened “high-conductance” state to an unscreened “low-conductance” state can be produced. The disruption and reinstating of the steady-state screening process is found to be driven by charge injection from the graphene channel. This Chapter has presented the first demonstration of a potential floating-gate device where external charge is utilized as a scattering mechanism to modify conductance, which is a new approach to enhancing the sensitivity of atomically thin carbon devices.
CHAPTER 7

CONCLUDING REMARKS AND FUTURE RESEARCH

In this thesis we provide contributions to the chemical doping of graphene sheets, with a particular focus on introducing graphene as a replacement to Cu at the local interconnect tier of CMOS ICs. Graphene possess entirely unique electrical properties and as such, provides the opportunity to advance a diverse portfolio of technologies. Regarding local interconnects, reduced latency can stem from the confluence of reduced capacitance from the 2D geometry of the graphene as well as reduced electrical resistivity – the latter is the focus of this thesis as low line-to-line capacitance is intrinsic to the atomically thin graphene sheet. As graphene represents the first truly 2D conductor, traditional chemical doping techniques of bulk 3D conductors – embedded dopant impurities – should be abandoned for new techniques that effectively dope graphene into high conductance nanoscale devices. In this thesis, we introduce novel doping techniques that involved surface physisorption and the tailoring of edge chemistry. These techniques are expected to provide new avenues for introducing graphene interconnects/devices into CMOS environments, as well as capturing new applications for graphene as an electrical conduit. Our approach to chemical doping is summarized below.

In Chapter 2, we begin by benchmarking the electrical resistivity and breakdown current density of intrinsic (as-fabricated) GNRs [3, 4]. We fabricate GNRs at a linewidth ranging from 18 nm to 52 nm as both Cu and graphene are subject to edge scattering at these dimensions. We provide one of the most complete experimental collections of narrow graphene interconnects and the first demonstration that GNR resistivity can be comparable to 1:1 AR Cu at a similar linewidth. This Chapter provides
motivation for the subsequent chemical doping work as our GNRs are still far from meeting their theoretical resistivity of 1.2 μΩ-cm.

In Chapter 3, we begin our approach to chemical doping by through a surface physisorption technique [5]. That is, we bring dopant species into contact with the basal plane of the graphene sheet and control the carrier density through the charge transfer that occurs. Basal plane techniques are a natural starting point as they have the advantage of being non-invasive, maintaining the graphene crystallinity, and preserving carrier mobility. We develop our basal plane technique by coating graphene with thin films of HSQ. We then tailor the chemical composition of the HSQ, via cross-linking, to provide both n-type and p-type doping to graphene in a tunable manner. We use HSQ to demonstrate the first basal technique that is both tunable (in regards to the induced carrier density) and capable of providing n-type and p-type complimentary doping. This being said, we demonstrate an order of magnitude increase in electrical conductivity for both p-type and n-type carriers. Next, we use the HSQ doping technique to demonstrate the first chemically doped p-n junction in graphene. This demonstration opens the door for tremendous future research focused on p-n junctions. Specifically, this includes Klein Tunneling devices, electron optics/lenses, and waveguided interconnects. We provide a preliminary basis for such waveguided interconnects in Chapter 3.

In Chapter 4, we use the HSQ doping technique of Chapter 3 to provide a direct comparison between two fundamental methods of chemically doping graphene: (1) basal physisorption and (2) vacancy defect passivation [6]. This Chapter is motivated by the apparent limits of basal techniques to carrier densities on the order of $5 \times 10^{12}$ cm$^{-2}$, which are observed in Chapter 3 and confirmed by other groups. By controlling the chemical
passivation of naturally occurring edge defects, we are able to extract the doping efficiency for physisorption and defect passivation in a metric of carriers donated per available C-atom in the graphene lattice. We show that the chemical passivation of a vacancy defect is over $1,000 \times$ more efficient than physisorption. Specifically, we present values of 0.85 and $5.5 \times 10^{-4}$ carriers donated per C-atom for passivation and physisorption, respectively. Moreover, we provide the first observation of a scaling trend possible when passivating naturally occurring defects along the edge of etched interconnects, which we refer to as “edge doping.” This edge doping results in increased carrier densities with reduced linewidth and is extremely advantageous for CMOS scaling.

In Chapter 5, we provide the first experimental demonstration of a graphene interconnect that was edge doped using an in situ technique [7]. Also, we verify the scaling trend of increased carrier density with reduced dimensions that is inherent to edge doping. We provide the first evidence that efficient edge passivation must combat the C-C reconstructions that normally occur and render the edge chemically inert. We demonstrate that such reconstructions can be overcome by (1) having the passivating specie present at the instant the edge is cleaved and by (2) using specie that provide an energetically favorable alternative to C-C reconstruction. We capture both of these requirements via exfoliating graphene in a N-rich environment (N$_2$ purged glovebox), demonstrating in situ edge doped interconnects whose carrier density increases with scaling. Lastly, we extrapolate these edge doping trends and show that ultrahigh carrier densities can be induced in nanoscale graphene devices. We compare such devices to 1:1 aspect ratio Cu at sub-50 nm linewidth, and benchmark the dimensions at which edge chemistry dominates the carrier density over interactions with the basal plane. Lastly, we
provide the foundation for future research by which edge doping can be applied through CMOS-compatible plasma exposures. That is, edge doping can be applied using a plasma etch containing the dopant specie. Future research should target the experimental fabrication of sub-50 nm edge doped graphene interconnects using such plasma-induced passivation of the edge, possibly via dense N-plasmas.

In Chapter 6, we provide contributions to non-volatile graphene memory through the tuning of hysteresis in gated devices [8]. Specifically, while exploring techniques of improving interconnect conductivity via dielectric screening, we unearthed a novel technique of enhancing the hysteresis in graphene devices. We use this hysteresis technique to demonstrate a room-temperature hysteresis gap of nearly one order of magnitude, with potential for further scaling and application in ultrahigh resolution chemical sensors. Lastly, we provide additional peripheral contributions to the realm of graphene devices [9-11].

A summary of our approach to the chemical doping of GNRs interconnects is provided below in Table 1.
Table 1. Summary of our approach to the chemical doping GNR interconnects.

<table>
<thead>
<tr>
<th>Chapter 2</th>
<th>Benchmarking of Intrinsic GNRs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>We begin with benchmarking the electrical resistivity and breakdown current density of as-fabricated (intrinsic) GNRs. GNRs are fabricated at a linewidth between 18 nm to 52 nm as this range includes the onset of edge scattering for both Cu and graphene. The contributions of this Chapter include a demonstration of comparable resistivity between GNRs and 1:1 AR Cu as well as GNR breakdown current densities over 1,000× greater than Cu.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 3</th>
<th>Basal Plane Doping</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Next, we look to improve upon the intrinsic GNRs of Chapter 2 by applying chemical doping techniques to reach the theoretical resistivity of 1.2 $\mu\Omega$-cm. We begin our approach to chemical doping through a non-invasive physisorption technique on the graphene basal plane. The basal plane is a natural starting point as the crystallinity of graphene and the carrier mobility can be maintained. The contributions of this Chapter include the first tunable complimentary doping technique for graphene and a demonstration of the first chemically doped p-n junction in graphene.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 4</th>
<th>Comparison of Basal and Defect Doping</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Next, we provide a direct comparison between two fundamental methods of doping graphene: (1) basal plane physisorption and (2) vacancy defect passivation. This Chapter is motivated by the apparent limitation of basal techniques to a carrier density of $\sim 5 \times 10^{12}$ cm$^{-2}$. The contributions of this Chapter include an extraction of the chemical doping efficiencies of physisorption and defect passivation (in a metric of carriers per available C-atom), a demonstration that defect passivation is 1,000× more efficient than physisorption, and the identification of the potential for edge defect passivation.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 5</th>
<th>Demonstration of Edge Defect Doping</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Next, we experimentally fabricate graphene interconnects that are doped through edge defect passivation. We identify that such edge doping requires that the dopant specie be present at the moment the edge is formed and be energetically favorable to C-C edge reconstructions, which render the edge chemically inert. The contributions of this Chapter include benchmarking of the dimensions where edge doping dominates over basal plane doping, verification of a scaling trend associated with edge doping, and a preliminary modeling effort of edge doped GNR interconnects.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 6</th>
<th>Peripheral Application in Non-Volatile Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Lastly, we provide peripheral contributions to non-volatile graphene memory devices. While investigating means of improving GNR mobility via dielectric screening, we develop a technique for enhancing hysteresis in graphene devices. This technique is used to demonstrate a preliminary non-volatile graphene device that operates via transition of dielectric screening on and off in the graphene channel.</td>
</tr>
</tbody>
</table>
REFERENCES


[162] J. R. Hahn and H. Kang, "Vacancy and interstitial defects at graphite surfaces: scanning tunneling microscopic study of the structure, electronic property, and


