Embodiments of the invention may provide for a load regulation tuner that reduces the load regulation effect. The load regulation tuner may include a load current controlled current source that is responsive to a load current from a power transistor of a linear regulator, where the load current controlled current source includes a sensing transistor that generates a fraction of the load current as a sensed partial load current. The load regulation tuner may also include a resistor in parallel with a load current controlled current source, and where the paralleled resistor and the load current controlled current source form at least a portion of a feedback block that adjusts an operation of the linear regulator to provide a substantially constant load voltage.
FIG. 1A (prior art)

FIG. 1B (prior art)
FIG. 2A
(prior art)

FIG. 2B
(prior art)
FIG. 3A
(prior art)

FIG. 3B
(prior art)
FIG. 4
FIG. 5
1
SYSTEMS, METHODS, AND APPARATUSES FOR IMPLEMENTING A LOAD REGULATION TUNER FOR LINEAR REGULATION

RELATED APPLICATION

The present application claims priority to U.S. Provisional Application Ser. No. 60/829,562, filed Oct. 16, 2006, and entitled “Systems, Methods, And Apparatuses For Implementing A Load Regulation Tuner For Linear Regulation,” which is incorporated by reference in its entirety as if fully set forth herein.

FIELD OF THE INVENTION

The invention relates generally to a load regulation tuner for linear regulation, and more particularly to systems, methods, and apparatuses for enhancing the performance of load regulation.

BACKGROUND OF THE INVENTION

A voltage regulator is a circuit that provides a constant DC voltage between its output terminals in spite of changes in the load current drawn from the output terminals and/or changes in the DC power supply voltage that feeds the voltage regulator circuit. FIG. 1A describes a simplified DC model of a voltage regulator. As shown in FIG. 1A, the equivalent circuit model of voltage regulators in DC domain can be described as an ideal voltage source $V_S$ in series with an internal source resistor $R_s$. The resistor $R_s$ represents an equivalent series resistance calculated from non-ideal effects inside the voltage regulator. FIG. 1B illustrate a typical topology of linear regulators in accordance with the prior art.

When non-ideal effects, such as input offset voltage, etc., are not dominant and ignored, the resistor $R_s$ is basically equal to the output resistance of the regulator. As the load current $I_L$ increases, there may be a non-ideal voltage drop $\Delta V_{LDR}$ (also referred to as the load regulation effect) across the source resistor $R_s$ as shown below in equation (1):

$$\Delta V_{LDR} = R_s I_L$$  (1)

As a result, the DC voltage drop $\Delta V_{LDR}$ over the desired regulator output voltage $V_S$ is proportional to both the resistance $R_s$ and the change in load current $\Delta I_L$. FIG. 2A illustrates the load regulation effect in the DC domain (load regulation vs. $I_{LOAD}$), in accordance with the prior art. The load regulation effect in transient response in time domain is illustrated in FIG. 2B. Load regulation effect is a dominant factor determining the best accuracy a regulator can achieve over process corners for products, especially for high load current and low-voltage applications. The load regulation effect is proportional to the resistance $R_s$, which is approximately equal to the output resistance of the regulator, $R_{O_REG}^{\prime}$. This means that the load regulation effect is minimized when the output resistance of the regulator decreases. Based on the typical linear regulator topology shown in FIG. 1B, the closed-loop output resistance $R_{O, REG}$ which is the actual output resistance of the regulator, can be described as:

$$R_{O, REG} = \frac{R_{O, REG}^{\prime}}{1 + \beta A}$$  (2)

$R_{O, REG}$ refers to the open loop output resistance, $A$ is the total gain of the regulator, and $\beta$ is the feedback factor of the regulator. The total gain of the regulator is inversely proportional to the square root of the load current. Thus, as can be seen from equation (2), $R_{O, REG}$ increases as the load current increases resulting in high load regulation effect. Therefore, the focus of load regulation effect issues has been on the increasing of loop gain to reduce output resistance of the voltage regulator. It can be seen from equation (2) that $A\beta$ increases, $R_{O, REG}$ decreases (i.e., $R_{O, REG}$ approaches zero).

In addition to reducing the load regulation effect, there is also a problem related to inter-connection voltage loss. Although inter-connection voltage loss is usually neglected by designers, the voltage loss due to resistors for inter-connection (including on-chip metal connection, off-chip bonding wire, metal connection, etc.) is another critical issue like the load regulation effect, which may cause significant effects in a heavy current load environment. FIGS. 3A and 3B illustrate typical connection resistance between a regulator and a load circuit where there is both an on-chip connection and an off-chip connection, in accordance with the prior art.

SUMMARY OF THE INVENTION

Embodiments of the invention may provide for a load regulation tuner that reduces the load regulation effect. The load regulation tuner may include a sensing transistor mirroring a ratio of the load current from the power transistor inside the linear regulator, a feedback loop improving the accuracy of the ratio between the load current of the power transistor and the sensed current of the sensing transistor, and a current mirror mirroring a sensed partial load current flowing into the load current control current source. The load regulation tuner may also include a resistor in parallel with the load current controlled current source, and the paralleled resistor is contained in a feedback block of at least one linear regulator. According to an aspect of the invention, a delay resistor and a delay capacitor may also be inserted between the gates of the current mirror to add a time delay. In accordance with yet another aspect of the invention, the feedback loop includes a resistor ladder.

According to another embodiment of the invention, there is a load regulation tuner comprising. The load regulation tuner may include a load current controlled current source that is responsive to a load current from a power transistor of a linear regulator, where the load current controlled current source includes a sensing transistor that generates a fraction of the load current as a sensed partial load current, and a current mirror connected to the sensing transistor and the power transistor, thereby enhancing an accuracy of the sensing transistor in generating the fraction of the load current as the sensed partial load current. The load regulation tuner may also include a resistor in parallel with a load current controlled current source, and where the paralleled resistor and the load current controlled current source form at least a portion of a feedback block that adjusts an operation of the linear regulator to provide a substantially constant load voltage.

According to yet another example embodiment of the invention, there is a method for providing a load regulation tuner. The method may include providing a current source that is responsive to a load current from a power transistor of a linear regulator, where the load current controlled current source includes a sensing transistor that generates a fraction of the load current as a sensed partial load current, and a current mirror connected to the sensing transistor and the
power transistor, thereby ensuring an accuracy of the sensing transistor in generating the fraction of the load current as the sensed partial load current. The method may also include providing a resistor in parallel with the current source, where at least a portion of the sensed partial load current is provided to the paralleled resistor, and where the parallel resistor and the current source form at least a portion of a feedback block that adjusts an operation of the linear regulator to provide a substantially constant load voltage.

According to still another example embodiment of the invention, there is a system. The system may include a linear regulator having a first input port, a second input port, and an output port, where the first input port receives an input voltage reference, and where the output port provides a load voltage and a load current. The system may also include means for providing a feedback voltage signal to the second input port, where the means is connected in a feedback loop between the output port and second input port of the linear regulator, wherein the means includes at least an equivalent of a load current controlled current source and a resistor in parallel for adjusting the feedback voltage signal based upon a change in the load current to maintain the load voltage at a substantially constant level.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S)

Having thus described the invention in general terms, reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, and wherein:

FIG. 1A illustrates a simplified DC model of a voltage regulator in accordance with the prior art.

FIG. 1B illustrates a typical topology of linear regulators in accordance with the prior art.

FIG. 2 illustrates a load regulation effect in the DC domain (Load regulation effect vs. \( I_{\text{LOAD}} \)), in accordance with the prior art.

FIG. 2A illustrates a simplified DC model of a voltage regulator in accordance with the prior art.

FIG. 2B illustrates the load regulation effect in the time domain, in accordance with the prior art.

FIGS. 3A and 3B illustrate typical connection resistance between a regulator and a load circuit where there is an on-chip connection and an off-chip connection, in accordance with the prior art.

FIG. 4 illustrates a simple block diagram of the load regulation tuner, in accordance with an example embodiment of the invention.

FIG. 5 illustrates a more detailed schematic diagram of a load regulation tuner used in a voltage regulator, in accordance with an example embodiment of the invention. As shown in FIG. 5, it will be appreciated that the load regulation effect may be based upon a DC voltage difference between the actual output voltage level and the desired output voltage level (i.e., reference voltage \( V_{\text{REF}} \)), according to an example embodiment of the invention. Referring to the input nodes, the feedback voltage difference \( V_{\text{FB}} \) may be equal to \( V_{\text{LDR}} \), where \( V_{\text{LDR}} \) is the voltage difference across the regulator and \( \beta \) is the feedback factor of the regulator. To fully cancel the load regulation effect, the load regulation (LDR) tuner \( \beta \) may need to compensate for the voltage difference \( V_{\text{LDR}} \) such that the output voltage \( V_{\text{OUT}} \) may be equal to the reference voltage \( V_{\text{REF}} \).

According to an example embodiment of the invention, the LDR tuner \( \beta \) may include a resistor \( R_{\text{LDR}} \) and a current controlled current source \( I_{\text{LDR}} \) to compensate for the voltage difference \( \Delta V_{\text{FB}} \). In particular, the resistor \( \beta \) and current controlled current source \( I_{\text{LDR}} \) may be in series with the feedback block to cancel the load regulation effect. Further, the load regulation tuner may reduce or cancel the load regulation effect by tuning a DC feedback factor to reduce or cancel the load regulation effect as well as the inter-connection resistance loss for different load current and output voltage levels.

DETAILED DESCRIPTION OF THE INVENTION

Embodiments of the invention will now be described more fully hereinafter with reference to the accompanying drawings, in which some, but not all embodiments of the invention are shown. Indeed, these inventions may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will satisfy applicable legal requirements. Like numbers refer to like elements throughout.

A simple conceptual block diagram of a low drop-out voltage regulator with a load regulation tuner is shown in FIG. 4, according to an example embodiment of the invention. As shown in FIG. 4, the voltage regulator may include a voltage reference \( V_{\text{FB}} \), an amplifier such as an error-amplifier \( A \), a pass device \( B \), and an output load \( C \). The voltage regulator may also include a load regulation tuner comprising a feedback block \( D \) and a load current sensing block \( E \), according to an example embodiment of the invention.

Still referring to FIG. 4, during operation of the voltage regulator, the error amplifier \( A \) may receive the reference voltage \( V_{\text{REF}} \) as well as a feedback voltage from the feedback block \( D \). Using the reference voltage \( V_{\text{REF}} \) and the feedback voltage, the error amplifier \( A \) may determine an error signal as the difference between the reference voltage \( V_{\text{REF}} \) and the feedback voltage, according to an example embodiment of the invention. The error amplifier \( A \) may control a gate voltage of the pass device \( B \) (e.g., power transistor) that outputs the constant output voltage. The constant output voltage is provided to both the output load \( C \) and the feedback block \( D \). The feedback block \( D \) outputs a feedback voltage to the error amplifier \( A \) for use in canceling the load regulation effect. According to an example embodiment of the invention, the load current sensing block \( E \) may change a feedback factor of the feedback block \( D \) to cancel the load regulation effect to obtain a desired constant output voltage.

FIG. 5 illustrates a more detailed schematic diagram of a load regulation tuner \( 402 \) utilized in a voltage regulator, in accordance with an example embodiment of the invention. As shown in FIG. 5, it will be appreciated that the load regulation effect may be based upon a DC voltage difference between the actual output voltage level and the desired output voltage level (i.e., reference voltage \( V_{\text{REF}} \)), according to an example embodiment of the invention. Referring to the input nodes, the feedback voltage difference \( V_{\text{FB}} \) may be equal to \( V_{\text{LDR}} \), where \( V_{\text{LDR}} \) is the voltage difference across the regulator and \( \beta \) is the feedback factor of the regulator. To fully cancel the load regulation effect, the load regulation (LDR) tuner \( 402 \) may need to compensate for the voltage difference \( V_{\text{LDR}} \) such that the output voltage \( V_{\text{OUT}} \) may be equal to the reference voltage \( V_{\text{REF}} \).

According to an example embodiment of the invention, the LDR tuner \( 402 \) may include a resistor \( R_{\text{LDR}} \) and a current controlled current source \( I_{\text{LDR}} \) to compensate for the voltage difference \( \Delta V_{\text{FB}} \). In particular, the resistor \( \beta \) and current controlled current source \( I_{\text{LDR}} \) may be in series with the feedback block to cancel the load regulation effect. Further, the load regulation tuner may reduce or cancel the load regulation effect by tuning a DC feedback factor to reduce or cancel the load regulation effect as well as the inter-connection resistance loss for different load current and output voltage levels.
The gate of the load regulation tuner is achieved.

Example embodiments of the load regulation tuner operating in conjunction with linear regulators are shown in FIG. 6. As shown in FIG. 6, capacitor C 7 618 and resistor R 7 614 may be inserted between the gates of the current mirror (transistors M 7 612 and M 7 608) for a time delay to make sure the response time of the load regulation tuner is slower than that of the regulator itself and further guarantee the stability of the regulator is not affected by the load regulation tuner. The load regulation tuner of FIG. 6 may include a PMOS transistor M P 1 602, a PMOS transistor M P 2 610, a PMOS transistor M P 3 606, a NMOS transistor M N 2 612, a NMOS transistor M N 3 608, a NMOS transistor M N 1 612, a resistor R 7 614 and a capacitor C 7 618, according to an example embodiment of the invention. The gate of the PMOS transistor M P 1 602 may be connected to a drain of the transistor Mn 1 604 and a source connected to a ground. The gate of the PMOS transistor M P 2 610 may be connected to the gate of the PMOS power transistor M P 3 606. The PMOS transistor M P 1 605 may have its source connected to the supply voltage and a drain connected to the source of the PMOS transistor M P 2 612. The PMOS transistor M P 2 606 may have a gate connected to the gate of the PMOS transistor M P 1 602 and a drain connected to a drain of the NMOS transistor M N 2 608. The NMOS transistor M N 2 610 may have a source connected to a drain of the PMOS power transistor M P 2 604, and a gate connected to its drain and a drain of the NMOS transistor M N 3 612. The NMOS transistor M N 2 612 may have a gate connected to a gate of the M N 3 608 and a source connected to a ground. The NMOS transistor M N 3 608 may have a gate connected to the gate of the NMOS transistor M N 2 612 and a source connected to a ground. The resistor R 7 614 may be connected between the gate of the transistor M N 3 608 and a capacitor C 7 618. The top plate of the capacitor C 7 618 may be connected to the resistor R 7 614 and a gate of the transistor Mn 1 604. The bottom plate of the capacitor C 7 618 may be connected to a ground. The NMOS transistor M N 1 620 may have a drain connected to a node V x 626, which is a junction of the resistor R x 2 622 and R x 2 624, and a source connected to a ground.

As shown in FIG. 6, transistors M p 1 602, M p 2 610, M p 3 606, M n 2 612, M n 3 608, capacitor C 7 618 and resistor R 7 614 may construct a load current sensing block such as the load current sensing block 20 of FIG. 4, according to an example embodiment of the invention. The size of the transistor M p 1 602 may sense the load current of the power transistor M p 3 604. The size of the transistor M p 2 602 may be much smaller than that of the power transistor M p 3 604 so that only small fraction of the load current flows in the transistor M p 2 602, according to an example embodiment of the invention. The feedback composed with M p 1 602, M n 2 610, M n 6 606, M n 3 612, M n 7 608 may ensure that the current in both branches are equal or substantially equal, according to an example embodiment of the invention. It also improves the accuracy of the ratio between the load current of the transistor M p 1 604 and the sensed current of the transistor M p 1 602 because the feedback ensures the drain-source voltage of the transistors M n 6 604 and M p 2 602 are equal or substantially equal. The overall current consumption of the load regulation tuner may be very minimal. When load current changes, the current flow in the transistor M p 1 604 may change as well as the gate-source voltage of the transistor M n 6 608 causing the output resistance of the transistor Mn 1 604 to change. This leads the feedback factor to vary to cancel the load regulation effect so that the desired output voltage of the regulator is achieved.

As shown in FIG. 6, the operation of this load regulation tuner can be controlled by adjusting the size of transistor M n 3 614 and resistance R s 6 624 to suit different loading environments and applications. The load regulation tuner may tune the DC feedback factor of the voltage regulator to cancel the load regulation effect and the inter-connection voltage loss due to the inter-connection resistance without affecting the frequency response and PSRR performance of the regulator.

In the example embodiment of the invention shown in FIG. 6, the feedback circuit may include a resistor ladder composed of R x 2 622 and R x 2 624. In alternative embodiments of the invention, the feedback circuit should be verified by checking whether the load regulation is fully cancelled in the regulator output. It will be appreciated that the load regulator of FIG. 6 is operative to generate ΔV /LDR to cancel the voltage difference (ΔV /LDR) between the desired output voltage and the actual output voltage with increased output current ΔI.
6. The load regulation tuner of claim 1, wherein the current mirror comprises at least two transistors having gates that are connected to each other, and further comprising one or both of a delay resistor and a delay capacitor connected to gates of the at least two transistors.

7. The load regulation tuner of claim 6, wherein one or both of the delay resistor and the delay capacitor are connected to a third transistor of the feedback block.

8. The load regulation tuner of claim 1, wherein the at least a portion of the feedback block further comprises a resistor ladder that includes the paralleled resistor.

9. A method for providing a load regulation tuner comprising:

providing a current source that is responsive to a load current from a power transistor of a linear regulator; and providing a resistor in parallel with the current source, wherein the paralleled resistor and the current source form at least a portion of a feedback block that adjusts an operation of the linear regulator to provide a substantially constant load voltage, and wherein the current source includes a sensing transistor that generates a fraction of the load current as a sensed partial load current, and a current mirror connected to the sensing transistor and the power transistor, thereby ensuring an accuracy of the sensing transistor in generating the fraction of the load current as the sensed partial load current.

10. The method of claim 9, wherein the paralleled resistor and the current source are adjusted to compensate for a voltage difference across the linear regulator.

11. The method of claim 9, wherein the linear regulator further includes an error amplifier, and wherein an output of the error amplifier is provided as input to the power transistor of the linear regulator.

12. The method of claim 11, further comprising providing a feedback voltage input to the error amplifier from the feedback block.

13. The method of claim 9, wherein the sensing transistor and the power transistor include substantially equal drain-source voltages.

14. The method of claim 9, wherein the current mirror comprises at least two transistors having gates that are connected to each other, and further comprising connecting one or both of a delay resistor and a delay capacitor to the gates of the at least two transistors.

15. The method of claim 14, further comprising providing a third transistor for the feedback block, wherein the third transistor is connected to one or both of the delay resistor and the delay capacitor.

16. The method of claim 9, wherein at least a portion of the feedback block comprises a resistor ladder that includes the paralleled resistor.

* * * * *