Toggle navigation
Login
Toggle navigation
View Item
SMARTech Home
Georgia Tech Theses and Dissertations
Georgia Tech Theses and Dissertations
View Item
SMARTech Home
Georgia Tech Theses and Dissertations
Georgia Tech Theses and Dissertations
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
A methodology for modeling noise and spurious responses in phase-locked loops
View/
Open
thain_walter_e_199412_phd_396000.pdf (51.18Mb)
Date
1994-12
Author
Thain, Walter E.,
Metadata
Show full item record
URI
http://hdl.handle.net/1853/13462
Collections
Georgia Tech Theses and Dissertations
[23877]
School of Electrical and Computer Engineering Theses and Dissertations
[3381]
Search SMARTech
This Collection
Browse
All of SMARTech
Communities & Collections
Dates
Authors
Titles
Subjects
Types
This Collection
Dates
Authors
Titles
Subjects
Types
My SMARTech
Login
Statistics
View Usage Statistics
View Google Analytics Statistics