Toggle navigation
Login
Toggle navigation
View Item
SMARTech Home
Georgia Tech Theses and Dissertations
Georgia Tech Theses and Dissertations
View Item
SMARTech Home
Georgia Tech Theses and Dissertations
Georgia Tech Theses and Dissertations
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
A parallel digital interconnect test methodology for multi-chip module substrate networks
View/
Open
newman_kimberly_e_199905_phd_493758.pdf (11.62Mb)
Date
1999-05
Author
Newman, Kimberly Eileen
Metadata
Show full item record
URI
http://hdl.handle.net/1853/13847
Collections
Georgia Tech Theses and Dissertations
[23877]
School of Electrical and Computer Engineering Theses and Dissertations
[3381]
Search SMARTech
This Collection
Browse
All of SMARTech
Communities & Collections
Dates
Authors
Titles
Subjects
Types
This Collection
Dates
Authors
Titles
Subjects
Types
My SMARTech
Login
Statistics
View Usage Statistics
View Google Analytics Statistics