Economic lot scheduling for multiple products on parallel processors

Show full item record

Please use this identifier to cite or link to this item: http://hdl.handle.net/1853/25481

Title: Economic lot scheduling for multiple products on parallel processors
Author: Carreno, Jose Juan
Type: Dissertation
URI: http://hdl.handle.net/1853/25481
Date: 1981-08
Publisher: Georgia Institute of Technology
Subject: Production control
Production scheduling
Operations research
Multiprocessors
Department: Industrial engineering
Advisor: Lynwood Johnson
Degree: Ph.D.

All materials in SMARTech are protected under U.S. Copyright Law and all rights are reserved, unless otherwise specifically indicated on or in the materials.

Files in this item

Files Size Format View
carreno_jose_j_198108_phd_167791.pdf 3.335Mb PDF View/ Open

This item appears in the following Collection(s)

Show full item record