Show simple item record

dc.contributor.authorChakrapani, Lakshmi Narasimhanen_US
dc.date.accessioned2009-01-22T15:58:35Z
dc.date.available2009-01-22T15:58:35Z
dc.date.issued2008-08-25en_US
dc.identifier.urihttp://hdl.handle.net/1853/26706
dc.description.abstractParameter variations, noise susceptibility, and increasing energy dissipation of CMOS devices have been recognized as major challenges in circuit and micro-architecture design in the nanometer regime. Among these, parameter variations and noise susceptibility are increasingly causing CMOS devices to behave in an "unreliable" or "probabilistic" manner. To address these challenges, a shift in design paradigm, from current day deterministic designs to "statistical" or "probabilistic" designs is deemed inevitable. Motivated by these considerations, I introduce and define probabilistic Boolean logic, whose logical operators are by definition "correct" with a probability 1/2 <= p <= 1. While most of the laws of conventional Boolean logic can be naturally extended to be valid in the probabilistic case, there are a few significant departures. We also show that computations realized using implicitly probabilistic Boolean operators are more energy efficient than their counterparts which use explicit sources of randomness, in the context of probabilistic Boolean circuits as well as probabilistic models with state, Rabin automata. To demonstrate the utility of implicitly probabilistic elements, we study a family of probabilistic architectures: the probabilistic system-on-a-chip PSOC, based on CMOS devices rendered probabilistic due to noise, referred to as probabilistic CMOS or PCMOS devices. These architectures yield significant improvements, both in the energy consumed as well as in the performance in the context of probabilistic or randomized applications with broad utility. Finally, we extend the consideration of probability of correctness to arithmetic operations, through probabilistic arithmetic. We show that in the probabilistic context, substantial savings in energy over correct arithmetic operations may be achieved. This is the theoretical basis of the energy savings reported in the video decoding and radar processing applications that has been demonstrated in prior work.en_US
dc.publisherGeorgia Institute of Technologyen_US
dc.subjectProbabilistic designen_US
dc.subjectProbabilistic arithmeticen_US
dc.subjectPCMOSen_US
dc.subjectProbabilistic system on a chipen_US
dc.subject.lcshAlgebra, Boolean
dc.subject.lcshComputer logic
dc.subject.lcshMetal oxide semiconductors, Complementary
dc.subject.lcshDigital electronics
dc.subject.lcshLogic circuits
dc.titleProbabilistic boolean logic, arithmetic and architecturesen_US
dc.typeDissertationen_US
dc.description.degreePh.D.en_US
dc.contributor.departmentComputingen_US
dc.description.advisorCommittee Chair: Palem, Krishna V.; Committee Member: Lim, Sung Kyu; Committee Member: Loh, Gabriel H.; Committee Member: Mudge, Trevor; Committee Member: Yalamanchili, Sudhakaren_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record