• Login
    View Item 
    •   SMARTech Home
    • College of Computing (CoC)
    • School of Computational Science and Engineering (CSE)
    • Computational Science and Engineering Seminar Series
    • View Item
    •   SMARTech Home
    • College of Computing (CoC)
    • School of Computational Science and Engineering (CSE)
    • Computational Science and Engineering Seminar Series
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Automating Topology Aware Task Mapping on Large Supercomputers

    Thumbnail
    View/Open
    bhatele.mp4 (165.6Mb)
    bhatele_videostream.html (985bytes)
    Transcription.txt (50.64Kb)
    Date
    2010-03-30
    Author
    Bhatele, Abhinav S.
    Metadata
    Show full item record
    Abstract
    Parallel computing is entering the era of petascale machines. This era brings enormous computing power to us and new challenges to harness this power efficiently. Machines with hundreds of thousands of processors already exist, connected by complex interconnect topologies. Network contention is becoming an increasingly important factor affecting overall performance. The farther different messages travel on the network, greater is the chance of resource sharing between messages and hence, of contention. Recent studies on IBM Blue Gene and Cray XT machines have shown that under contention, message latencies can be severely affected. Mapping of communicating tasks on nearby processors can minimize contention and lead to better application performance. In this talk, I will propose algorithms and techniques for automatic mapping of parallel applications to relieve the application developers of this burden. I will first demonstrate the effect of contention on message latencies and use these studies to guide the design of mapping algorithms. I will introduce the hop-bytes metric for the evaluation of mapping algorithms and suggest that it is a better metric than the previously used maximum dilation metric. I will then discuss in some detail, the mapping framework which comprises of topology aware mapping algorithms for parallel applications with regular and irregular communication patterns.
    URI
    http://hdl.handle.net/1853/32764
    Collections
    • Computational Science and Engineering Seminar Series [35]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology