Show simple item record

dc.contributor.advisorRaychowdhury, Arijit
dc.contributor.authorSubramanian, Ashwin Srinath
dc.date.accessioned2016-01-07T17:40:42Z
dc.date.available2016-01-07T17:40:42Z
dc.date.created2015-12
dc.date.issued2015-12-04
dc.date.submittedDecember 2015
dc.identifier.urihttp://hdl.handle.net/1853/54471
dc.description.abstractThe Smartphone revolution and the Internet of Things (IoTs) have triggered rapid advances in complex system-on-chips (SoCs) that increasing provide more functionality within a tight power budget. Highly power efficient on die switched-capacitor voltage regulators suffer from large output voltage ripple preventing their widespread use in modern integrated circuits. With technology scaling and increasing architectural complexity, the number of transistors switching in a power domain is growing rapidly leading to major issues with respect to voltage noise. The large voltage and frequency guard-bands present in current microprocessor designs to combat voltage noise both degrade the performance and erode the energy efficiency of the design. In an effort to reduce guard-bands, adaptive clocking based systems combat the problem of voltage noise by adjusting the clock frequency during a voltage droop to avoid timing failure. This thesis presents an integrated power management and clocking scheme that utilizes clock-data compensation to achieve adaptive clocking. The design is capable of automatically con figuring the supply voltage given a target clock frequency for the load circuit. Furthermore, during a voltage droop the design adjusts clock frequency to meet critical path timing margins while simultaneously increasing the current delivered to the load to recover from the droop. The design was implemented in IBM's 130nm technology and simulation results show that the design is able to clock the load circuit from 30 MHz to 800 Mhz with current efficiencies as high as 97%.
dc.format.mimetypeapplication/pdf
dc.language.isoen_US
dc.publisherGeorgia Institute of Technology
dc.subjectPower management
dc.subjectAdaptive Clocking
dc.subjectClock-data compensation
dc.subjectPower efficiency
dc.titleEnhancing microprocessor power efficiency through clock-data compensation
dc.typeThesis
dc.description.degreeM.S.
dc.contributor.departmentElectrical and Computer Engineering
thesis.degree.levelMasters
dc.contributor.committeeMemberMukhopadhyay, Saibal
dc.contributor.committeeMemberWang, Hua
dc.date.updated2016-01-07T17:40:42Z


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record