• Login
    View Item 
    •   SMARTech Home
    • Georgia Tech Patents
    • Georgia Tech Patents
    • View Item
    •   SMARTech Home
    • Georgia Tech Patents
    • Georgia Tech Patents
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Incremental Lattice Reduction Systems And Methods

    Thumbnail
    View/Open
    8948318.pdf (754.0Kb)
    Date
    2/3/2015
    Author
    Gestner, Brian
    Anderson, David Verl
    Ma, Xiaoli
    Metadata
    Show full item record
    Abstract
    An exemplary embodiment of the present invention provides an incremental lattice reduction method comprising: receiving an input signal at a plurality of input terminals; evaluating a reliability assessment condition using a primary symbol vector estimate of at least a portion of the input signal; terminating the incremental lattice reduction method if the reliability assessment condition is satisfied; and if the reliability assessment condition is not satisfied, performing at least one iteration of a lattice reduction detection sub-method to obtain a secondary symbol vector estimate.
    URI
    http://hdl.handle.net/1853/56955
    Collections
    • Georgia Tech Patents [1526]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology