Incremental Lattice Reduction Systems And Methods

View/ Open
Date
2/3/2015Author
Gestner, Brian
Anderson, David Verl
Ma, Xiaoli
Metadata
Show full item recordAbstract
An exemplary embodiment of the present invention provides an incremental lattice reduction method comprising: receiving an input signal at a plurality of input terminals; evaluating a reliability assessment condition using a primary symbol vector estimate of at least a portion of the input signal; terminating the incremental lattice reduction method if the reliability assessment condition is satisfied; and if the reliability assessment condition is not satisfied, performing at least one iteration of a lattice reduction detection sub-method to obtain a secondary symbol vector estimate.
Collections
- Georgia Tech Patents [1526]