• Login
    View Item 
    •   SMARTech Home
    • Georgia Tech Patents
    • Georgia Tech Patents
    • View Item
    •   SMARTech Home
    • Georgia Tech Patents
    • Georgia Tech Patents
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Reduction Of Inrush Current Due To Voltage Sags By An Isolating Current Limiter

    Thumbnail
    View/Open
    9065266.pdf (681.9Kb)
    Date
    6/23/2015
    Author
    Divan, Deepakraj
    Metadata
    Show full item record
    Abstract
    Various systems and methods are provided for minimizing an inrush current to a load after a voltage sag in a power voltage. In one embodiment, a method is provided comprising the steps of applying a power voltage to a load, and detecting a sag in the power voltage during steady-state operation of the load. The method includes the steps of adding an impedance to the load upon detection of the sag in the power voltage, and removing the impedance from the load when the power voltage has reached a predefined point in the power voltage cycle after the power voltage has returned to a nominal voltage.
    URI
    http://hdl.handle.net/1853/57003
    Collections
    • Georgia Tech Patents [1761]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology