• Login
    View Item 
    •   SMARTech Home
    • Georgia Tech Patents
    • Georgia Tech Patents
    • View Item
    •   SMARTech Home
    • Georgia Tech Patents
    • Georgia Tech Patents
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Synthesis Of Low Power Linear Digital Signal Processing Circuits Using Activity Metrics

    Thumbnail
    View/Open
    5808917.pdf (439.1Kb)
    Date
    9/15/1998
    Author
    Chatterjee, Abhijit
    Roy, Rabindra K.
    Metadata
    Show full item record
    Abstract
    Low power linear digital signal processing circuits are fabricated based on a design synthesis process using activity metrics. The average activity value Θi of all the input nodes of the circuit is determined. Architectural transformations of the circuit are performed in order to minimize the average activity value over all the nodes. The transformation resulting in the minimum activity value is the synthesized design used as the basis for fabricating a low power linear digital signal processing circuit.
    URI
    http://hdl.handle.net/1853/57274
    Collections
    • Georgia Tech Patents [1761]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology