Show simple item record

dc.date.accessioned2017-05-12T14:27:50Z
dc.date.available2017-05-12T14:27:50Z
dc.date.issued3/4/2003
dc.identifier.urihttp://hdl.handle.net/1853/57471
dc.description.abstractCompliant wafer level packages 10 and methods for monolithically fabricating the same. A monolithically fabricated compliant wafer level package 10 having a compliant layer 14 and a compliant interconnect 30 passing therein. The compliant interconnects 30 being provided so that electrical and mechanical connections may be supported across the compliant layer 14, and constructed so that stresses related to relative motion between electrical components is accommodated. A method of providing a substrate 10 having a compliant layer 14, the compliant layer 14 having a via 20 that exposes a die pad 12 on the substrate 10. Fabricating a compliant interconnect 30 so that the compliant interconnect 30 contacts the die pad 12. The compliant interconnect 30 constructed so that electrical and mechanical connections may be supported through the compliant layer 14.
dc.titleMonolithically-fabricated Compliant Wafer-level Package With Wafer Level Reliability And Functionality Testability
dc.typeText
dc.type.genrePatent
dc.contributor.patentcreatorPatel, Chirag S.
dc.contributor.patentcreatorMartin, Kevin
dc.contributor.patentcreatorMeindl, James D.
dc.identifier.patentnumber6528349
dc.description.assigneeGeorgia Tech Research Corporation
dc.identifier.patentapplicationnumber09/697031
dc.date.filed10/26/2000
dc.identifier.uspc438/117
dc.identifier.cpcH01L23/3114
dc.identifier.cpcH01L24/11
dc.identifier.cpcH01L24/02


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record