• Login
    View Item 
    •   SMARTech Home
    • Georgia Tech Theses and Dissertations
    • Georgia Tech Theses and Dissertations
    • View Item
    •   SMARTech Home
    • Georgia Tech Theses and Dissertations
    • Georgia Tech Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Vibration analysis of electroplated copper compliant interconnects

    Thumbnail
    View/Open
    CHUNG-THESIS-2017.pdf (7.346Mb)
    Date
    2017-04-24
    Author
    Chung, Philip Y.
    Metadata
    Show full item record
    Abstract
    Microelectronic packaging interconnects are subjected to mechanical damage due to thermal and power cycles, drop impact shock, and various vibration loads during application. As traditional microelectronic packaging interconnects are rigid, compliant interconnects are being pursued to facilitate more independent deformation between the substrate and the die while experiencing lower stress and strain, thus improving the overall mechanical reliability. However, though there have been studies that examine these interconnects under thermal fatigue and drop testing, the literature on vibration loading is scarce. This thesis characterizes the response of a compliant microelectronic packaging interconnect under random vibration loading and develops an assembly process flow that produces the most reliable bonded structures for testing. The interconnect used in the study is a 3-arc electroplated copper structure that serves as the Second-Level packaging interconnect. Random vibration loading is selected instead of sine sweep loading, as it produces a more realistic simulation of the conditions during application. A power spectral density spectrum analysis is used to calculate the stresses experienced under such fatigue loading through finite-element simulations. In parallel, silicon dies with compliant interconnects are assembled on organic substrates, and experimental vibration testing is conducted to determine the interconnect fatigue life. Based on simulations and experiments, a high cycle fatigue prediction methodology is developed for the compliant interconnect that can be employed for future design and analysis of compliant interconnects for various applications.
    URI
    http://hdl.handle.net/1853/58321
    Collections
    • Georgia Tech Theses and Dissertations [23403]
    • School of Mechanical Engineering Theses and Dissertations [4008]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology