• Login
    View Item 
    •   SMARTech Home
    • Georgia Tech Theses and Dissertations
    • Georgia Tech Theses and Dissertations
    • View Item
    •   SMARTech Home
    • Georgia Tech Theses and Dissertations
    • Georgia Tech Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Electrical modeling , design and high-frequency characterisation of through-package-vias in ultra-thin 3d glass interposers

    Thumbnail
    View/Open
    VISWANATHAN-THESIS-2017.pdf (4.868Mb)
    Date
    2017-08-01
    Author
    Viswanathan, Sukhadha
    Metadata
    Show full item record
    Abstract
    System scaling by 3D packaging is now considered a critical technology enabler for continued increases in system data bandwidth, at lowest power and cost. Ultra-high chip-to-chip interconnect bandwidth is required for variety of new applications including 5G communications, V2V (vehicle-to-vehicle) and V2N (vehicle-to-network) connectivity, gaming, server and data center traffic. The best approach to increase bandwidth between multiple ICs is to interconnect them at the shortest path length possible. Although direct chip stacking with through silicon vias (TSV) was developed as the primary approach for 3D integration, thermal and cost problems have limited their applicability. Georgia Tech previously proposed and demonstrated 3D interposers as a superior alternative to achieve 3D-IC like interconnect lengths at much lower cost and without the thermal problems . Glass is the best material for 3D interposer packages due to its superior dimensional stability and flatness compared to organic laminates, and large panel scalability and lower loss compared to silicon. The single biggest barrier to 3D glass interposers is the formation of through package vias (TPVs) in ultra-thin glass substrates at the same pitch and height as TSVs. Although initial research into formation methods and metallization processes for ultra-thin glass TPVs was reported by Georgia Tech researchers, this dissertation represents the first complete study on the electrical modeling of TPVs at 50 µm pitch in 50 µm ultra-thin glass up to 30 GHz. Two major applications are expected to have major impact from this research, namely, (a) logic-memory high density interconnections for digital bandwidth, and (b) mm-wave IC to antenna low loss interconnections for small form factor 5G modules.
    URI
    http://hdl.handle.net/1853/58748
    Collections
    • Georgia Tech Theses and Dissertations [23877]
    • School of Electrical and Computer Engineering Theses and Dissertations [3381]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology