• Login
    View Item 
    •   SMARTech Home
    • Georgia Tech Theses and Dissertations
    • Georgia Tech Theses and Dissertations
    • View Item
    •   SMARTech Home
    • Georgia Tech Theses and Dissertations
    • Georgia Tech Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Scalable algorithms and design for debug hardware for test, validation and security of mixed signal/rf circuits and systems

    Thumbnail
    View/Open
    DEYATI-DISSERTATION-2017.pdf (7.067Mb)
    Date
    2017-08-09
    Author
    Deyati, Sabyasachi
    Metadata
    Show full item record
    Abstract
    With the advent of SOCs and SOPs, more functionalities are integrated into an IC or package. Higher level of integration has made testing, validation of ICs more challenging due to lack of observability of internal circuit nodes. This calls for new embedded Design for Test (DFT) circuit design and test methodology development. This work is geared towards solving the analog/RF testing problem mentioned above by crafting intelligent stimulus to excite the non-idealities of the circuit, along with machine learning algorithms to learn the behavior of the system. Though the manufacturing cost of a transistor is decreasing over the technology generations, test cost per transistor is remaining constant or decreasing at a lower rate. So, there will be a time when test cost per transistor will be more than the actual manufacturing cost of a transistor. Every newer technology advancement entails newer test methodologies for keeping the test cost at a certain bound. ATE cost for mixed-signal and RF ICs are higher than that of digital ICs. There is a need in industry for low cost efficient testing, tuning and validation methodologies for mixed-signal and RF circuits and systems. In this thesis, we have addressed the following validation problems: i) Manufacturing testing (Process Adaptive RF Transceiver Testing) ii) Post manufacture tuning (Learning Assisted Parallel Testing and Tuning of Massively Beam-forming MIMO systems) iii) Pre and post silicon verification (Built In State Consistency Checking for Mixed-Signal/RF Verification) We have found that the knowledge of DFx design for analog/RF circuits (stimulus design, sensor design) can be leveraged in other emerging security solutions also. For example, in Trojan detection in digital systems and in designing Physically Unclonable Functions (PUFs).
    URI
    http://hdl.handle.net/1853/58757
    Collections
    • Georgia Tech Theses and Dissertations [23877]
    • School of Electrical and Computer Engineering Theses and Dissertations [3381]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology