Physical Layout Automation for System-On-Packages
Lim, Sung Kyu
MetadataShow full item record
System-On-Package (SOP) paradigm proposes a unified chip-plus-package view of the design process, where heterogeneous system components such as digital ICs, analog/RF ICs, memory, optical interconnects, MEMS, and passive elements (RLC) are all packaged into a single high speed/density multi-layer SOP substrate. We propose a new chip/package co-design methodology for physical layout under the new SOP paradigm. This new methodology enables the physical layout design and analysis across all levels of the SOP design implementation, bridging gaps between IC design, package design, and package analysis to efficiently address timing closure and signal integrity issues for high-speed designs. In order to accomplish a rigorous performance and signal integrity optimization, efficient static timing analysis (STA), signal integrity analysis (SIA), and thermal and power analysis (TPA) tools are fully integrated into our co-design flow. Our unified wire-centric physical layout toolset that includes on-chip/package wire generation, on-chip/package floorplanning, and on-chip/package wire synthesis provides wire solutions for all levels of the design hierarchy-including cell, block, and chip level for pure digital and mixed signal environment. In addition, on-chip hard/soft IP (Intellectual Property) integration is supported in our co-design flow for shorter design times through design reuse. To the best of our knowledge, this paper is the first to address the chip/package co-design issues in System-On-Package (SOP) physical layout
- CERCS Technical Reports 
Showing items related by title, author, creator and subject.
Wong, C. P.; Kang, E. T.; Tay, Andrew A. O.; Wong, E. H.; Swaminathan, Madhavan; Iyer, Mahadevan K.; Rotaru, Mihai D.; Tummala, Rao R.; Doraiswami, Ravi; Ang, Simon S.; Kripesh, V. (Georgia Institute of TechnologyInstitute of Electrical and Electronics Engineers, Inc., New York, 2004-05)According to the latest ITRS roadmap, the pitch of area array packages is expected to decrease to 100 μm by 2009. Simultaneously, the electrical performance of these interconnections needs to be improved to support data ...
Through-package-via hole formation, metallization and characterization for ultra-thin 3D glass interposer packages Sukumaran, Vijay (Georgia Institute of Technology, 2014-05-19)here is an increasing demand for higher bandwidth (BW) between logic and memory ICs for future smart mobile systems. Such high BW are proposed to be achieved using 3D interposers that have ultra-small through-package-via ...
Patel, Chirag Suryakant (Georgia Institute of Technology, 2001-05)