• Login
    View Item 
    •   SMARTech Home
    • Undergraduate Research Opportunities Program (UROP)
    • Undergraduate Research Option Theses
    • View Item
    •   SMARTech Home
    • Undergraduate Research Opportunities Program (UROP)
    • Undergraduate Research Option Theses
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    An Analysis of Register Allocation Techniques in the Context Of A RISC-V Processor

    Thumbnail
    View/Open
    VISZLAI-UNDERGRADUATERESEARCHOPTIONTHESIS-2020.pdf (114.7Kb)
    Author
    Viszlai, Joshua
    Metadata
    Show full item record
    Abstract
    This research looks at the register allocation phase of a compiler for programs running on a RISC-V machine. Register allocation algorithms were applied to a test program compiled through an LLVM-based toolchain to be run on a RISC-V simulator. Four register allocation algorithms were used in compilation of the libquantum test case from the SPECint2006 CPU test suite. The number of loads and stores when executed on a RISC-V simulator were observed, and the results showed that a large determinant of performance was the extent of saving and restoring registers during function calls.
    URI
    http://hdl.handle.net/1853/63889
    Collections
    • School of Computer Science Undergraduate Research Option Theses [197]
    • Undergraduate Research Option Theses [841]

    Browse

    All of SMARTechCommunities & CollectionsDatesAuthorsTitlesSubjectsTypesThis CollectionDatesAuthorsTitlesSubjectsTypes

    My SMARTech

    Login

    Statistics

    View Usage StatisticsView Google Analytics Statistics
    facebook instagram twitter youtube
    • My Account
    • Contact us
    • Directory
    • Campus Map
    • Support/Give
    • Library Accessibility
      • About SMARTech
      • SMARTech Terms of Use
    Georgia Tech Library266 4th Street NW, Atlanta, GA 30332
    404.894.4500
    • Emergency Information
    • Legal and Privacy Information
    • Human Trafficking Notice
    • Accessibility
    • Accountability
    • Accreditation
    • Employment
    © 2020 Georgia Institute of Technology