A 1.5V Multirate Multibit Sigma Delta Modulator for GSM/WCDMA in a 90nm Digital CMOS Process

Show full item record

Please use this identifier to cite or link to this item: http://hdl.handle.net/1853/7104

Title: A 1.5V Multirate Multibit Sigma Delta Modulator for GSM/WCDMA in a 90nm Digital CMOS Process
Author: Altun, Oguz
Abstract: A dual-mode second-order Multirate Multibit Sigma Delta (MM-SD) modulator is implemented in a 90nm digital CMOS process for application in the baseband path of RF receivers. Low power consumption is achieved through a new integrator structure and a dedicated timing scheme along with aggressive capacitor scaling in the second stage of the modulator loop. Fabricated prototype achieves 68.6dB peak Signal-to-Noise and Distortion ratio (SNDR) in the 200 kHz GSM band and requires 1.1mA of total current from a 1.5V supply. This dual-mode design also achieves 42.8dB SNDR in the 1.94 MHz WCDMA band with only 1.9mA of total current consumption.
Type: Dissertation
URI: http://hdl.handle.net/1853/7104
Date: 2005-04-18
Publisher: Georgia Institute of Technology
Subject: Low-power
Mixed-signal
Low voltage
Sigma delta modulators
Department: Electrical and Computer Engineering
Advisor: Committee Chair: Allen, Phillip E.; Committee Member: Ayazi, Farrokh; Committee Member: Laskar, Joy; Committee Member: Leach, Marshall W.; Committee Member: Morley, Tom
Degree: Ph.D.

All materials in SMARTech are protected under U.S. Copyright Law and all rights are reserved, unless otherwise specifically indicated on or in the materials.

Files in this item

Files Size Format View
altun_oguz_200508_phd.pdf 1.018Mb PDF View/ Open

This item appears in the following Collection(s)

Show full item record