Shared Address Space I/O: A Novel I/O Approach for System-on-a-Chip Networking

Show full item record

Please use this identifier to cite or link to this item:

Title: Shared Address Space I/O: A Novel I/O Approach for System-on-a-Chip Networking
Author: Sun, Di-Shi ; Blough, Douglas M.
Abstract: For real-time system-on-a-chip (SoC) network applications, high-speed and low-latency network I/O is the key to achieve predictable execution and high performance. Existing network I/O approaches are either not directly suited to SoC applications, or too complicated and expensive. This paper introduces a novel approach, referred to as shared address space I/O, for real-time SoC network applications. This approach facilitates building of heterogeneous multiprocessor systems with application intensive processors (main processor) and I/O intensive processors (I/O processor), where network I/O processing can be offloaded to a specialized I/O processor. With the shared address space I/O approach, in such a system, communication and synchronization between main and I/O processors can be implemented with a shared address space. This approach is realized through Atalanta, a heterogeneous real-time SoC operating system we have developed. In this paper, we demonstrate that shared address space I/O can provide high-speed and low-latency network I/O for SoC network applications.
Type: Technical Report
Date: 2004-02-19
Relation: CERCS;GIT-CERCS-04-08
Publisher: Georgia Institute of Technology
Subject: Input/output
Heterogeneous multiprocessor systems
High-speed network I/O
Low-latency network I/O
Shared address space I/O

All materials in SMARTech are protected under U.S. Copyright Law and all rights are reserved, unless otherwise specifically indicated on or in the materials.

Files in this item

Files Size Format View
git-cercs-04-08.pdf 72.78Kb PDF View/ Open

This item appears in the following Collection(s)

Show full item record