Architectural Support for Protecting Memory Integrity and Confidentiality

Show full item record

Please use this identifier to cite or link to this item: http://hdl.handle.net/1853/11460

Title: Architectural Support for Protecting Memory Integrity and Confidentiality
Author: Shi, Weidong
Abstract: This dissertation describes efficient design of tamper-resistant secure processor and cryptographic memory protection model that will strength security of a computing system. The thesis proposes certain cryptographic and security features integrated into the general purpose processor and computing platform to protect confidentiality and integrity of digital content stored in a computing system's memory. System designers can take advantages of the availability of the proposed security model to build future security systems such as systems with strong anti-reverse engineering capability, digital content protection system, or trusted computing system with strong tamper-proof protection. The thesis explores architecture level optimizations and design trade-offs for supporting high performance tamper-resistant memory model and micro-processor architecture. It expands the research of the previous studies on tamper-resistant processor design on several fronts. It offers some new architecture and design optimization techniques to further reduce the overhead of memory protection over the previous approaches documented in the literature. Those techniques include prediction based memory decryption and efficient memory integrity verification approaches. It compares different encryption modes applicable to memory protection and evaluates their pros and cons. In addition, the thesis tries to solve some of the security issues that have been largely ignored in the prior art. It presents a detailed investigation of how to integrate confidentiality protection and integrity protection into the out-of-order processor architecture both efficiently and securely. Furthermore, the thesis also expands the coverage of protection from single processor to multi-processor.
Type: Dissertation
URI: http://hdl.handle.net/1853/11460
Date: 2006-05-10
Publisher: Georgia Institute of Technology
Subject: Anti-reverse engineering
Secure processor
Memory protection
Data encryption (Computer science)
Computer security
Computer storage devices
Department: Computing
Advisor: Committee Chair: Dr. Hsien-Hsin Sean Lee; Committee Member: Dr. Doug Blough; Committee Member: Dr. Gabriel H. Loh; Committee Member: Dr. Mustaque Ahamad; Committee Member: Dr. Sung Kyu Lim
Degree: Ph.D.

All materials in SMARTech are protected under U.S. Copyright Law and all rights are reserved, unless otherwise specifically indicated on or in the materials.

Files in this item

Files Size Format View
shi_weidong_2006_08_phd.pdf 1.786Mb PDF View/ Open

This item appears in the following Collection(s)

Show full item record