Multilevel interconnect architectures for gigascale integration (GSI)

Show full item record

Please use this identifier to cite or link to this item: http://hdl.handle.net/1853/13370

Title: Multilevel interconnect architectures for gigascale integration (GSI)
Author: Venkatesan, Raguraman
Type: Dissertation
URI: http://hdl.handle.net/1853/13370
Date: 2003-05
Publisher: Georgia Institute of Technology
Subject: Microprocessors Circuits
Integrated circuits Very large scale integration
Semiconductors Design and construction
Department: Electrical and Computer Engineering
Advisor: James D. Meindl
Degree: Ph.D.

All materials in SMARTech are protected under U.S. Copyright Law and all rights are reserved, unless otherwise specifically indicated on or in the materials.

Files in this item

Files Size Format View
venkatesan_raguraman_200305_phd_670077.pdf 39.94Mb PDF View/ Open

This item appears in the following Collection(s)

Show full item record