Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design

Show full item record

Please use this identifier to cite or link to this item:

Title: Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design
Author: Ekpanyapong, Mongkol ; Minz, Jacob Rajkumar ; Watewai, Thaisiri ; Lee, Hsien-Hsin Sean ; Lim, Sung Kyu
Abstract: As process technology migrates to deep submicron with feature size less than 100nm, global wire delay is becoming a major hindrance in keeping the latency of intra-chip communication within a single cycle, thus decaying the performance scalability substantially. An effective floorplanning algorithm can no longer ignore the information of dynamic communication patterns of applications. In this paper, using the profile information acquired at the architecture/microarchitecture level, we propose a "profile-guided microarchitectural floorplanner" that considers both the impact of wire delay and the architectural behavior, namely the inter-module communication, to reduce the latency of frequent routes inside a processor and to maintain performance scalability. Based on our simulation results, the profile-guided method shows a 5% to 40% IPC improvement when clock frequency is fixed. From the perspective of instruction throughput (in BIPS), our floorplanner is much more scalable than a conventional wire length based floorplanner.
Type: Technical Report
Date: 2003
Relation: CERCS;GIT-CERCS-03-28
Publisher: Georgia Institute of Technology
Subject: Deep submicron processors
Deep submicron technologies
Intra-chip communication
Profile-guided microarchitectural floorplanner
Wire delays

All materials in SMARTech are protected under U.S. Copyright Law and all rights are reserved, unless otherwise specifically indicated on or in the materials.

Files in this item

Files Size Format View
git-cercs-03-28.pdf 194.2Kb PDF View/ Open

This item appears in the following Collection(s)

Show full item record